# GPGPU Programming

Lecture 6

### Outline

- GPUs: brief history and present
- Nvidia GPU architecture model
- CUDA programming model
- CUDA software development
- Optimizing CUDA programs

[ CS3210 AY2324S1 L06 ]

## GPU – Graphics Processing Unit

- Originally used primarily for 3D game rendering
- Nowadays: accelerate computational workloads in areas such as financial modeling, scientific research, and oil and gas exploration
- Combination of CPU with GPU
  - System performance, price, and power
- TOP500 No. 1 Frontier, No. 4 Leonardo, No. 5 Summit, and No. 6 Sierra use GPUs
  - Nvidia Volta GV100
  - AMD Radeon
- GPGPU General purpose GPU

- [ CS3210 AY2324S1 L06 ]

## A Bit of History for GPUs


#### Shaders GPUs

- "Old school" approach to GPGPU programming
- Awkward programming interface unnecessarily dependent on graphics pipeline

#### Drawbacks

- Hard to transfer data between GPU and CPU
- No scatter
- No communication between fragments (threads)
- Coarse thread synchronization

# Rendering the Teapot




Input: triangle mesh of the scene



Output: image of the scene

### Data Parallelism





 Fast processors for performing the same computation (shader programs) on large collections of data (streams of vertices, fragments, and pixels)


- [ CS3210 AY2324S1 L06 ]

### Current GPGPU Solutions

- General-purpose parallel computing architecture & programming on GPUs
  - NVIDIA CUDA
  - OpenCL (Apple)
  - DirectCompute (Windows)
  - etc.
- Programming independent of rendering pipeline

[ CS3210 AY2324S1 L06 ]

### Nvidia: Floating-Point Operations per Second for the CPU and GPU



## GPUs used in Industry

- Early adopters: Baidu, Google, Facebook, Microsoft
  - Respond to your spoken word
  - Translate speech or text to another language
  - Recognize and automatically tag images
  - Recommend newsfeeds, entertainment, and products
- Self-driving cars improved through deep learning
- Robots learn by trial and error
- Healthcare understand how genetic variations can lead to disease

- [ CS3210 AY2324S1 L06 ]

## GPUs in Artificial Intelligence

- Early progress in deep learning due to the advent of fast graphics processing units (GPUs) – train networks 10-20x faster
  - 2011: deep learning on GPUs to achieve performance of Google Brain running on 2000 CPUs
  - 2015: GPUs speedup parallel workloads for deep neural networks (DNN) for speech and image recognition

[ CS3210 AY2324S1 L06 ]

# GPU Computing Applications


GPU Computing Applications										
Libraries and Middleware										
cuDNN TensorRT	cuFFT cuBLA cuRAN cuSPAR	S D	CULA MAGMA	Thrust NPP		VSIPL SVM OpenCurrent		PhysX OptiX iRay		MATLAB Mathematica
Programming Languages										
С	C C+-		Forti	Java an Pythor Wrappe		non			te	Directives (e.g. OpenACC)
CUDA-Enabled NVIDIA GPUs										
NVIDIA Ampere Architecture (compute capabilities 8.x)									Tesla A Series	
NVIDIA Turing Architecture (compute capabilities 7.x)				GeForce 2000 Series		Quadro	Quadro RTX Series		Tesla T Series	
NVIDIA Volta Architecture (compute capabilities 7.x)		DRIVE/JETSON AGX Xavier				Quadro	Quadro GV Series		Tesla V Series	
NVIDIA Pascal Architecture (compute capabilities 6.x)		Tegra X2		GeForce 1000 Series		Quadro	Quadro P Series		Tesla P Series	
		Embo	edded	Consu Desktop/			ofessio orkstat		6	ata Center

### GPU Architecture

- Multiple Streaming Multiprocessors (SMs)
  - Memory and cache
  - Connecting interface (usually PCI Express)
- SM consists of multiple compute cores
  - Memories (registers, L1 cache, and shared memory)
  - Logic for thread and instruction management

### Architecture

GPU





# Turing Streaming Multiprocessor (SM)



— [ CS3210 AY2324S1 L06 ]

## Compute Capability

- Architecture and capabilities differ
  - □ 1.x to 8.x
- Architecture name
  - Tesla (1.x), Fermi (2.x), Kepler (3.x), Maxwell (5.x), Pascal (6.x),
     Volta (7.0, 7.2), Turing (7.5), Ampere (8.0, 8.6)
- On the SoC Compute Cluster:
  - xgpd[0-9] 2xTitan V (CC 7.0)
  - xgpe[0-11] Titan RTX(CC 7.5)
  - xgpf[0-10] Tesla T4 (CC 7.5)
  - xgpg[0-9], xgph[0-19] Tesla A100 (CC 8.0)

- [ CS3210 AY2324S1 L06 ]

### **CUDA PROGRAMMING MODEL**

## CUDA Programming Model

- "Compute Unified Device Architecture"
- Massively hardware multithreaded
  - GPU = dedicated many-core co-processor
- General purpose programming model
  - Simple extension to standard C
  - Mature software stack (high-level and low-level access)
  - User launches batches of threads on the GPU
  - Fully general load/store memory model (CRCW)
- Not another graphics API
  - Though graphics API interoperability possible


- [CS3210 AY2324S1 L06]

### **CUDA**

- Works on NVIDIA GPUs
- Designed to scale well over time
- Comes with
  - Hardware architecture
  - Programming model
  - Programming interface
    - CUDA C (extension to the C language)
    - CUDA Driver API
  - Software development environment
    - Tools (compiler, debugger, profiler), C runtime, libraries

- [ CS3210 AY2324S1 L06 ]

# CUDA Layers



## CUDA Programming Interfaces


#### CUDA C Runtime

- Minimal set of extensions to the C language
- Kernels defined as C functions embedded in application source code
- Requires a runtime API (built on top of CUDA driver API)

#### CUDA driver API

- Low-level C API to load compiled kernels, inspect their parameters, and to launch them
- Kernels are written in C and compiled to CUDA binary or assembly code
- Requires more code, harder to program and debug
- Much like using the OpenGL API on GLSL shaders

# Compiling a CUDA Program



— [CS3210 AY2324S1 L06] — **21** 

## Compilation and Linking

- NVCC is a compiler driver for CUDA source
  - Works by invoking other tools and compilers like cudacc, g++, cl, ...
- NVCC outputs
  - C code (host CPU code)
    - Must then be using another tool
  - PTX
    - Object code or PTX source interpreted at runtime
- Linking with two static/dynamic libraries
  - CUDA runtime library (cudart)
  - CUDA core library (cuda)

## CUDA Programming Model


- Transparently scales to hundreds of cores and thousands of parallel threads
- Programmers focus on parallel algorithms
- Enable heterogeneous systems (i.e. CPU + GPU)

### CUDA Kernels and Threads

- Definitions
  - Device = GPU
  - Host = CPU
  - Kernel = function that runs on the device
- Parallel portions execute on device as kernels
  - One or multiple kernels are executed at a time
  - Multiple kernels are allowed in newer CUDA hardware
- CUDA threads are extremely lightweight
  - Very little creation overhead
  - Instant switching
- CUDA uses thousands of threads to achieve efficiency

### Arrays of Parallel Threads

- A CUDA kernel is executed by an array of threads
  - All threads run the same code
    - SPMD model Single Program, Multiple Data
  - Each thread has an ID that it uses to compute memory addresses and make control decisions




[ CS3210 AY2324S1 L06 ]

### Thread Cooperation

- Threads in the array need not be completely independent
- Powerful feature of CUDA
- Valuable
  - Share results to save computation
  - Share memory accesses
    - Drastic bandwidth reduction

### Thread Blocks: Scalable Cooperation


- Divide monolithic thread array into multiple blocks
  - In a block: shared memory, atomic operations and barrier synchronization
  - Threads in different blocks cannot cooperate
- Enables programs to transparently scale to any number of processors



— [ CS3210 AY2324S1 L06 ]

## Transparent Scalability

- Hardware is free to schedule thread blocks to any processor at any time
  - A kernel scales across any number of parallel multiprocessors




### CUDA Thread Hierarchy

 A kernel is executed by a grid of thread blocks

#### Blocks

- Share data through shared memory
- Synchronize their execution
- Threads from different blocks cannot cooperate



### Block IDs and Thread IDs


 Each thread uses IDs to decide what data to work on

Block ID: 1D, 2D, or 3D

Thread ID: 1D, 2D, or 3D

 Simplifies memory addressing when processing multidimensional data

- Image processing
- Solving PDEs on volumes
- ...



[ CS3210 AY2324S1 L06 ]


### Execution Model Mapping to Architecture


- Kernels are launched in grids
  - One or multiple kernels execute at a time
- A block executes on one streaming multiprocessor (SM)
  - Does not migrate
  - GPUs usually have multiple SMs
- Several blocks can reside concurrently on one SM
  - Control limitations (depending on capability)
  - Number is further limited by SM resources
    - Register file is partitioned among all resident threads
    - Shared memory is partitioned among all resident thread blocks

### Thread Execution Mapping to Architecture

- SIMT (single-instruction, multiple-thread) execution model
- Multiprocessor creates, manages, schedules and execute threads in SIMT warps (group of 32 parallel threads)
- Threads in a warp start together at the same program address
  - Threads have individual instruction program counter and register state
- A block is always split into warps the same way
  - Each warp contains threads of consecutive, increasing thread IDs
- Warp executes one common instruction at a time

## CUDA Memory Model





— [CS3210 AY2324S1 L06] — **33** 

## CUDA Memory Spaces


- Data must be explicitly transferred from CPU to device
- Global Memory and Shared Memory
  - Most important, commonly used
  - Global memory is cached
  - Shared memory is not cached
- Local, Constant, and Texture Memory for convenience / performance
  - Local: automatic array variables allocated there by compiler
    - Cached
  - Constant: useful for uniformly-accessed read-only data
    - Cached
  - Texture: useful for spatially coherent random-access read-only data
    - Cached
    - Provides filtering, address clamping and wrapping

- [ CS3210 AY2324S1 L06 ]

## Coalesced Access to Global Memory

- Simultaneous accesses to global memory by threads in a <u>warp</u> (32 threads) are <u>coalesced</u> into a number of transactions equal to the number of 32-byte transactions necessary to service all of the threads of the warp (compute capability 6.0 and above)
- The k-th thread accesses the k-th word in a 32-byte aligned array.
  Not all threads need to participate





Misaligned access

[ CS3210 AY2324S1 L06 ]

### Shared Memory


- Higher bandwidth and lower latency than local or global memory
- Divided into equally-sized memory modules, called banks
  - Addresses from different banks can be accessed simultaneously
- Bank conflict: two addresses of a memory request fall in the same memory bank
  - Memory access has to be serialized
- Each bank has a bandwidth of 32 bits every clock cycle, and successive 32-bit words are assigned to successive banks
  - The warp size is 32 threads and the number of banks is also 32

# Banks

0							31
32							63
64							95
96							127
128							

— [CS3210 AY2324S1 L06] **38** 

### Banks



— [CS3210 AY2324S1 L06]


#### Strided Accesses


Threads within a warp access words in memory with a stride of 2

A stride of 2 results in a 50% of load/store efficiency

half the elements in the transaction are not used and represent

wasted bandwidth





### **OPTIMIZING CUDA PROGRAMS**

# Overall Optimization Strategies

- (1) Optimizing memory usage to achieve maximum memory bandwidth
  - Different memory spaces and access patterns have vastly different performance
- (2) Maximizing parallel execution
  - Restructure algorithm to expose as much data parallelism as possible
  - Map to hardware to increase occupancy (hardware utilization)
- (3) Optimizing instruction usage to achieve maximum instruction throughput
  - Use high throughput arithmetic instructions
  - Avoid different execution paths within same warp

- [ CS3210 AY2324S1 L06 ]

# Memory Optimizations

(1) Minimize data transfer between host and device

(2) Ensure global memory accesses are coalesced whenever possible

(3) Minimize global memory accesses by using shared memory


(4) Minimize bank conflicts in shared memory accesses

#### Data Transfer Between Host and Device

- Peak bandwidth between device memory and GPU is much higher than that between host memory and device memory
- Should minimize data transfer between host and device memory
  - Even if that means running kernels on GPU that do not have any speed-up over CPU
  - Batching many small transfers into one larger transfer performs significantly better than making each transfer separately
- Use page-locked (or pinned) memory transfer
  - Pinned memory is not cached
  - Use the zero-copy feature that allows the threads to directly access the host memory

### Concurrent data transfers and executions

- Overlapping asynchronous transfers with computation
  - □ cudaMemcpyAsync() instead of cudaMemcpy() when possible
    - CPU computation while data transfers, followed by device code is executed
  - Use different streams to achieve concurrent copy (transfer) and execute



[ CS3210 AY2324S1 L06 ]

## Execution Configuration

- Strike a balance between occupancy and resource utilization
- Improve occupancy
  - Number of warps should be larger than number of multiprocessor
    - All multiprocessors have at least one warp to execute
  - Low occupancy makes hiding memory latency impossible
  - No idling when a block synchronizes
- Threads per block should be multiple of warp size, minimum of 64 threads
  - Use the resources in the best way
  - Avoid memory bank conflicts, facilitate coalescing
  - Several smaller thread blocks rather than one large thread block per multiprocessor

## Execution Configuration

- Strike a balance between occupancy and resource utilization
- Multiple concurrent blocks can reside on a multiprocessor
- Block size limited by registers and shared memory used
  - Per thread resources required by a CUDA kernel might limit the maximum block size in an unwanted way
  - Ensure that at least one block can run on an SM
  - When a thread block allocates more registers than are available on a multiprocessor, the kernel launch fails
- Avoid multiple contexts per GPU within the same CUDA application
  - If multiple CUDA application processes access the same GPU concurrently, this almost always implies multiple contexts

# Maximize Instruction Throughput

- Minimize the use of arithmetic instructions with low throughput
  - Trade precision for speed
  - Single-precision floats provide the best performance
  - Integer division and modulo operations are particularly costly
    - Replace with bitwise operations
  - Use signed loop counters (C can apply more aggressive optimizations, even if there is UB at overflow)
  - Functions operating on char or short whose operands generally need to be converted to an int

- [ CS3210 AY2324S1 L06 ]

#### Control Flow

- Minimize divergent warps caused by control flow instructions
  - If the control flow depends on the thread ID, the controlling condition should be written to minimize the number of divergent warps
- Reduce the number of instructions
  - Optimizing out synchronization points

[CS3210 AY2324S1 L06]

### PROGRAMMING IN CUDA

— [ CS3210 AY2324S1 L06 ]

### Device Code

- C functions with some restrictions
  - Can only access GPU memory
  - No variable number of arguments ("varargs")
  - No static variable
  - No recursion (\*)

# Function Types

- Function qualifiers
  - \_\_host\_\_\_
  - device\_\_\_
  - global\_\_\_
    - Function is a kernel
    - Must have void return type
    - A call to function must specify execution configuration
    - Function parameters are passed via shared memory (\*)
  - \_ host\_\_ and \_\_device\_\_ can be used together

[ CS3210 AY2324S1 L06 ]

## Launching Kernels

- Modified C function call syntax
  - kernel<<<dim3 grid, dim3 block, int smem, int stream>>>(...)
- Execution Configuration ("<<< >>>")
  - grid dimensions: x and y
  - thread-block dimensions: x, y, and z
  - shared memory: number of bytes per block for extern smem variables declared without size
    - optional, 0 by default
  - stream ID
    - optional, 0 by default

### CUDA Built-In Device Variables

- All \_\_global\_\_ and \_\_device\_\_functions have access to these automatically defined variables
  - dim3 gridDim;
    - Dimensions of the grid in blocks (gridDim.z unused)
  - dim3 blockDim;
    - Dimensions of the block in threads
  - dim3 blockldx;
    - Block index within the grid
  - dim3 threadIdx;
    - Thread index within the block

# Variable Qualifiers (Device Code)

- \_\_device\_\_\_
  - Stored in global memory (large, high latency, no cache)
  - Read/write by all threads within grid
  - Written by CPU via cudaMemcpyToSymbol()
  - Lifetime: application
- \_\_constant\_\_
  - Same as \_\_device\_\_, but cached and read-only by all threads within grid
  - Written by CPU via cudaMemcpyToSymbol()
  - Lifetime: application

# Variable Qualifiers (Device Code)

- \_\_shared\_\_
  - Stored in on-chip shared memory (very low latency)
  - Read/write by all threads in the same thread block
  - Lifetime: block

- Unqualified variables (in device code)
  - Scalars and built-in vector types are stored in registers
  - Arrays of more than 4 elements or run-time indices stored in local memory
  - Read/write by thread only
  - Lifetime: thread

### GPU Memory Allocation / Release / Copy

#### GPU memory allocation / release

- cudaMalloc(void \*\*pointer, size\_t nbytes);
- cudaMemset(void \*pointer, int value, size\_t count);
- cudaFree(void\* pointer);

#### Data copy

- cudaMemcpy(void \*dst, void \*src, size\_t nbytes, enum cudaMemcpyKind direction);
  - enum cudaMemcpyKind
    - cudaMemcpyHostToDevice, cudaMemcpyDeviceToHost, cudaMemcpyDeviceToDevice
- Unified memory model does not need data transfer
  - \_\_managed\_\_
  - Page-locked host memory

[ CS3210 AY2324S1 L06 ]

# Thread Synchronization Function

- void \_\_syncthreads();
- Synchronizes all threads in a block
  - Generates barrier synchronization instruction
  - Used to avoid RAW / WAR / WAW hazards when accessing shared memory

#### EXAMPLE CODE WALKTHROUGH

— [ CS3210 AY2324S1 L06 ]

# Code Example to Add Two Arrays

#### CUDA C Program

A CUDA kernel

```
__global__
void addMatrixG( float *a, float *b, float *c, int N )
{
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   int j = blockIdx.y * blockDim.y + threadIdx.y;
   int index = i + j * N;
   if ( i < N && j < N )
        c[index] = a[index] + b[index];
}</pre>
Device code
```

— [CS3210 AY2324S1 L06] — **60** 

## CUDA Example 1 – Add Two Arrays (1)

```
// Device code
 global void VecAdd( float *A, float *B, float *C )
  int i = blockIdx.x * blockDim.x + threadIdx.x;
  if (i < N) C[i] = A[i] + B[i];
// Host code
int main()
  // Allocate vectors in device memory
   size t size = N * sizeof(float);
  float *d A;
  cudaMalloc( (void**)&d_A, size );
  float *d B;
  cudaMalloc( (void**)&d B, size );
  float *d C;
  cudaMalloc( (void**)&d C, size );
```


### CUDA Example 1 – Add Two Arrays (2)

```
// Copy vectors from host memory to device memory
// h A and h B are input vectors stored in host memory
cudaMemcpy( d A, h A, size, cudaMemcpyHostToDevice );
cudaMemcpy( d B, h B, size, cudaMemcpyHostToDevice );
// Invoke kernel
int threadsPerBlock = 256;
int blocksPerGrid = (N + threadsPerBlock - 1) /
                    threadsPerBlock:
VecAdd<<<ble>docksPerGrid, threadsPerBlock>>>(d A, d B, d C);
  Copy result from device memory to host memory
// h C contains the result in host memory
cudaMemcpy( h C, d C, size, cudaMemcpyDeviceToHost );
// Free device memory
cudaFree(d A); cudaFree(d B); cudaFree(d C);
```

# CUDA Example 2 – Matrix Multiplication (1)

Matrix multiplication in global memory

A.height-1



### CUDA Example 2 – Matrix Multiplication (2)

```
// Matrices are stored in row-major order:
// M(row, col) = *(M.elements + row * M.width + col)
typedef struct {
   int width;
   int height;
   float* elements;
} Matrix;
// Thread block size
#define BLOCK SIZE 16
// Forward declaration of the matrix multiplication kernel
 global void MatMulKernel(const Matrix, const Matrix, Matrix);
// Matrix multiplication - Host code
// Matrix dimensions are assumed to be multiples of BLOCK SIZE
void MatMul(const Matrix A, const Matrix B, Matrix C)
   // Load A and B to device memory
  Matrix d A;
   d A.width = A.width; d A.height = A.height;
   size t size = A.width * A.height * sizeof(float);
   cudaMalloc((void**)&d A.elements, size);
   cudaMemcpy(d A.elements, A.elements, size, cudaMemcpyHostToDevice);
```

— [CS3210 AY2324S1 L06]

### CUDA Example 2 – Matrix Multiplication (3)


```
Matrix d B;
d B.width = B.width; d B.height = B.height;
size = B.width * B.height * sizeof(float);
cudaMalloc((void**)&d B.elements, size);
cudaMemcpy(d B.elements, B.elements, size, cudaMemcpyHostToDevice);
// Allocate C in device memory
Matrix d C;
d C.width = C.width; d C.height = C.height;
size = C.width * C.height * sizeof(float);
cudaMalloc((void**)&d C.elements, size);
// Invoke kernel
dim3 dimBlock(BLOCK SIZE, BLOCK_SIZE);
dim3 dimGrid(B.width / dimBlock.x, A.height / dimBlock.y);
MatMulKernel<<<dimGrid, dimBlock>>>(d A, d B, d C);
// Read C from device memory
cudaMemcpy(C.elements, d C.elements, size, cudaMemcpyDeviceToHost);
// Free device memory
cudaFree(d A.elements); cudaFree(d B.elements); cudaFree(d C.elements);
```

### CUDA Example 2 – Matrix Multiplication (4)

```
// Matrix multiplication kernel called by MatMul()
 global void MatMulKernel(Matrix A, Matrix B, Matrix C)
   // Each thread computes one element of C
   // by accumulating results into Cvalue
   float Cvalue = 0;
   int row = blockIdx.y * blockDim.y + threadIdx.y;
   int col = blockIdx.x * blockDim.x + threadIdx.x;
   for (int e = 0; e < A.width; ++e)</pre>
      Cvalue += A.elements[row * A.width + e]
                * B.elements[e * B.width + col];
   C.elements[row * C.width + col] = Cvalue;
```

### CUDA Example 3 – Matrix Multiplication (1)

 Block multiplication: matrix multiplication using shared memory



blockCol

#### References

- Accelerating AI with GPUs: A New Computing Model
  - https://blogs.nvidia.com/blog/2016/01/12/accelerating-ai-artificial-intelligence-gpus/
- NVIDIA CUDA C Programming Guide, Version 11.6
  - http://docs.nvidia.com/cuda/pdf/CUDA C Programming Guide.pdf
- CUDA C Best practices guide
  - http://docs.nvidia.com/cuda/pdf/CUDA C Best Practices Guide.pdf