

3:8 Decoder

TRUTH	ena	in [2:0]			אס	٦] ۲	} : 0 ⁻ .]				
TABLE -													
	0	X	Χ	Χ									
	1	0	0	0	0	0	0	0	0	0	0	1	
		0	0	1	0	0	0	0	0	0	1	0	
		Ō	1	0	0	0	0	0	0	1	0	0	
		0	1	1	0	0	0	0	1	0	0	Ŏ	
		1	Ō	Ō	0	0	0	1	0	Ŏ	Ŏ	Ŏ	
	7	1	0	Ĭ	Ŏ	0	1	0	Ŏ	Ŏ	Ŏ	Ŏ	
		1	1	Ō	Õ	1	0	Ö	0	Ŏ	Ŏ	Ŏ	
		1	1	ĭ	ĭ	0	0	0	0	0	0	0	
		U	_		1	_0	_0	_0	<u> </u>	-0	_0	~~ _	




N-bit Adder



FPGA Wiring

MODEL

ROW 1	PIN1	PINIB	COL 5
2	2	15	Ь
3	3	14	7
4	4	13	8
COL 1	5	12	ROW 5
2	b	ii.	6
3	7	10	7
4	PINB	PIN9	8



Soldering Temperature				Tsld	260℃ for 5 Seconds		
Electrical Optical Charac	teristics	at Ta	=25°	С			
Parameters	Symbol	Min.	Тур.	Max.	Unit	Test Condition	
Luminous Intensity	Iv	20.0	40.0		mcd	IF=20mA (Note 1)	
Luminous Intensity Matching Ratio (Dot To Dot)	I _{v·m}			2:1		IF=10mA	
Peak Emission Wavelength	λр		632		nm	IF=20mA	
Dominant Wavelength	λd		624		nm	IF=20mA (Note 2)	
Spectral Line Half-Width	Δλ		20		nm	IF=20mA	
Forward Voltage	VF		2.0	2.6	٧	IF=20mA	
Reverse Current	IR		/	50	μА	VR=5V	

2. The dominant wavelength (λd) is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.

FPGA Voltage

$$\frac{3.3V - 2.6 \mathring{V}}{20 \text{ mA}} = \frac{0.7 V}{0.02A} = 35 \Omega \quad \text{(Resistor values for LEDs)}$$