






HoloMatic 采多科技
Title HoloArk_V40
Size Document Number Rev V4.0
Date: Thursday, September 17, 2020 Sheet 1 of 40



















































"PCB Notes: For multi-phase Buck converter configs, route remote sense feedback as follows: 1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals. **PMIC-A** 2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.


3. Trace widths = 4-8mil & separation distance 8-50mil, try to keep traces near each other as best as possible while P3V3 TDA0 PMIC For single-phase Buck converters, route remote sense feedback as follows: Single-ended traces on same layer & next to primarily power plane segment as best as possible. VDD_IO_3V3_TDA0 Avoid routing near to any noisy/switching signals.


2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.


3. Trace widths = 4-8mil" Route as Pseudo differential pair trace VIO_VIN_TDA0 VIO_VIN_TDA0 (See "PCB Notes") 0R/0402 VDD_CPU_AVS_TDA0 0.8v C451C452 C457C458 VCCA SW_B1A 28 SW_B1B P3V3_TDA0_PMIC VIO IN FB_B1 22 26 PVIN_B1 VDD CPU AVS TDA0 0R/0402 R225 PMIC_I2C1_SCL_TDA0 SOC_WKUP_I2C0_SCL_TDA0 >>-FB_VDD_CPU_AVS_P C459 C460 17 PVIN_B2 VDD_CPU_AVS_REG_SW2_TDA0 0.47uH
TFM252012ALMAR47MTAA 0R/0402 R226 PMIC_I2C1_SDA_TDA0 45 PVIN_B3 SOC_WKUP_I2C0_SDA_TDA0 《>>--SW_B2A 16 SW_B2B 54 PVIN_B4 10uF/1210/50V 10uF/1210/50\ FB_B2 21 PVIN B5 FB_VDD_CPU_AVS_N VDD_MCU_0V85_TDA0 P3V3_TDA0_PMIC PVIN_LDO4 C456 TFM252012ALMA1R0MTAA 10 PVIN_LDO3 C473C474 C475C47 12 PVIN_LDO12 2.2uF/0603/6.3V 2.2uF/0603/6.3V2.2uF/0603/6.3V 2.2uF/0603/6.3V VDD_MCU_0V85_TDA0 VDD_DDR_1V1_TDA0 X 52 OVPGDRV TBD VSYS_SENSE C479C480 C481C48 ABS07AIG-32.768KHZ-T VBACKUP 32 768KHz LEOA OSC32KOUT TDA0 FB_B4 + VDD DDR 1V1 TDA0 VDD_PHYIO_1V8_TDA0 OSC32KCAF LEOA_OSC32KIN_TDA0 VDD_PHYIO24V8aREG_SW_TDA0 L16 OSC32KIN P3V3 TDA0 PMIC LEOA OSC32KOUT TOAN VDD_IO_3V3_TDA0 39 SW B5A FB_B5 437 VDD PHYIO 1V8 TDA0 VDA_MCU_1V8_TDA0 VDD_IO_3V3_TDA0 LED_GREEN 0R/0402/NC R229 PMIC_I2C1_SDA_TDA0 <>> VINT LEOA 1V8 TDA0 R232 31 SCL_I2C1/SCK_SPI PMIC I2C1 SCL TDA0 >>-VOUT_LDOVINT nPWRON/ENABLE VRTC_LEOA_1V8_T0A0 _14 nINT H MCU INTn TDA0 ≪-2.2uF/0603/6.3V 25 nRSTOUT VOLIT LIDOVETO H_MCU_PORz_TDA0 << PU 10K 29 EN_DRV 1 0R/0402 2.2uF/0603/6.3V VOUT LDO1 VRTC_LEOA_1V8_TDA0 VDD_MCUIO_1V8_TDA0 config WATCHDOG VOUT LDO2 R234 10K/0402 R235 LEOA_GPIO3_TDAG VDA_DLL_0V8_TDA0 0R/0402 0R/0402 R238 LEOA SCLK SPMI TDA0 (SELECA SDATA SPMI TDA0 (SELECA STATA SPMI TDA0 (SELECA SPMI TDA VOUT LDO3 VDA MCU 1V8 TDA0 VDA_MCU_1V8_TDA0 2.2uF/0603/6.3V Two internal LDOs (LDOVINT and LDOVENTC) generate the supply for the entire digital circuitry of the device as soon as the external input supply is available through the VCCA input. 57 R244 10K/0402 TPS659413 PMIC-A uses default I2C ADDR: VRTC_LEOA_1V8_TDA0 H SOC PORZ TDA0 <<-0x48, 0x49,0x4A,0x4B 0x12 HoloMatic 禾多科技 Size Document Number C P20-TDA0 SoM PMIC A Rev V4.0 Date: Thursday, September 17, 2020





HoloMatic 未多科技
Title HoloMat, V40
Size Document Number C P21-170A0 SoM PMIC B V4.0
Date: Thursday, September 17, 2020 Sheet 21 of 40

























5

If D_{SEL} is set high or left open, UART and DDC become available.





8 Default messages

| Interface | Settings | | | | | | |
|-------------|---|--|--|--|--|--|--|
| UART Output | 9600 Baud, 8 bits, no parity bit, 1 stop bit Configured to transmit both NMEA and UBX protocols, but only the following NMEA (and no UBX) messages have been activated at start-up: GGA, GLL, GSA, GSY, RMC, VTG, TXT | | | | | | |
| USB Output | Configured to transmit both NMEA and UBX protocols, but only the following NMEA (and no UBX) messages have been activated at start-up: GGA, GLL, GSA, GSV, RMC, VTG, TXT USB Power Mode: Bus Powered | | | | | | |
| UART Input | 9600 Baud, 8 bits, no parity bit, 1 stop bit, Autobauding disabled Automatically accepts following protocols without need of explicit configuration: UBX, NMEA, RTCM The GMS5 receiver supports interleaved UBX and NMEA messages. | | | | | | |
| USB Input | Automatically accepts following protocols without need of explicit configuration: UBX, NMEA The GPS receiver supports interleaved UBX and NMEA messages. USB Power Mode: Bus Powered | | | | | | |
| DDC | Fully compatible with the I [*] C industry standard, available for communication with an external host CPU of u-blox cellular modules, operated in slave mode only. Default messages activated. NMEA and UBX are enabled as input messages, only NMEA as output messages. Maximum bit rate 400 kb/s. | | | | | | |
| SPI | Allow communication to a host CPU, operated in slave mode only. Default messages activated. SPI is not available in the default configuration. | | | | | | |
| TIMEPULSE | disabled | | | | | | |



HoloMatic 禾多科技 HoloArk_V40 Rev V4.0





HoloMatic 非多种技 file HoloArt_V40 Size Document Number A2 PS3_TAA1102S






Table 2-13 32K OSC IO Electrical Parameters

| Symbol | Description | Min | Тур | Max | Unit | | | | | |
|--------|-------------------------|-----|-------|-----|------|--|--|--|--|--|
| Freq | Frequency | | 32768 | C | Hz | | | | | |
| Duty | Duty cycle | 40 | 50 | 60 | 96 | | | | | |
| ESR | Crystal maximum ESR | 90 | | 180 | Ω | | | | | |
| C1/C2 | Tank circuit capacitors | 18 | - | 25 | pF | | | | | |






HoloMatic 禾多科技

Title HoloArt_V40


Size Document Number C P3S_2_SYS

Date: Thursday Screenber 17 2020 Sheet 35 of 40



| Strap Pin | Shared with | Default | Function | Strap Pin | Shared with | Default | Function |
|----------------|---------------------------------|---------|---|-------------------------|---------------------------------|---------|--|
| 1STBOOT_SEL | BT1120_OUT_CLK | 0 | 0 = 1st boot from on-chip ROM. 1 = 1st boot from off-chip SPI NOR XIP. | | | | 0 = 921600 bps 1 = 115200 bps |
| 2NDBOOT_SEL | BT1120_OUT_DAT[1:0] | 00 | 00 = 2nd boot from eMMC (SD0). 01 = 2nd boot from SPI Flash (QSPI). 10 = 2nd boot from AP BIF-SPI. 11 = 2nd boot from UARTO XMODEM. | SKIP_CHECKSUM RESERVED | BT1120_OUT_DAT7 BT1120_OUT_DAT8 | 0 | Whether validate checksum. 0 = Validates every one. 1 = Ignores checksum, easy for debugging. RESERVED |
| SPI_FLASH_TYPE | BT1120_OUT_DAT2 BT1120_OUT_DAT3 | 0 | Only valid if 2NDBOOT_SEL=SPI Flash, 0 = SPI NAND. 1 = SPI NOR. If 2NDBOOT_SEL = eMMC: | SPI_FLASH_RESET | BT1120_OUT_DAT9 | 0 | Only valid if 2NDBOOT_SEL=SPI Flash. 0 = No reset. 1 = Initiates a reset before accessing SPI NAND/NOR Flash. |
| DEVICE_MODE | BIIIZUUUTUAIS | | If ZNUBOOT_SEL = BMMC. 0 = Uses negedge drive, posedge capture. 1 = Uses posedge drive, posedge capture. If 2NDBOOT_SEL = SPI NAND: 0 = 2 KB page size. 1 = 4 KB page size. If 2NDBOOT_SEL = SPI NOR: 0 = 32-bit address mode. 1 = 24-bit address mode, If 2NDBOOT_SEL = others: 0 = N/A. 1 = N/A. | DISABLE_WDOG | BT1120_OUT_DAT10 | 0 | Whether enable watchdog protection 0 = Watchdog enabled for clock switching, resets the entire chip when program runaway occurs. 1 = Watchdog disabled. |
| | | | | SPI_NAND_RDID | BT1120_OUT_DAT11 | 0 | Only valid if 2NDBOOT_SEL = SPI NAND. 0 = RDID command has dummy byte. 1 = RDID command has no dummy byte. |
| | | | | NAND_2PLANES | BT1120_OUT_DAT12 | 0 | Only valid if 2NDBOOT_SEL = SPI NAND. 0 = SPI NAND has only 1 plane and no plane select in 03H command. 1 = SPI NAND has 2 planes and the plane select bit in 03H command. |
| FASTBOOT_SEL | BT1120_OUT_DAT[5:4] | 00 | Switches CPU clock frequency and internal bus clock frequency. 00 = "cpu_clk = 1G, ace_aclk = sys_noc_aclk = 500M, sys_pclk = cx_dbgclk = 333M." 01 = "cpu_clk=500M, ace_aclk = sys_noc_aclk = 250M, sys_pclk = cx_dbgclk = 166M." 10 = "cpu_clk = 333M ace_aclk = sys_noc_aclk = 333M, sys_pclk = cx_dbgclk = 333M." 11 = "No clock switching, cpu_clk=24M, ace_aclk = sys_noc_aclk = 38M." 12 = 34 = 34 = 34 = 34 = 34 = 34 = 34 = 3 | RESERVED | BT1120_OUT_DAT13 | 0 | Reserved for future use (RFU). |
| | | | | RESERVED | BT1120_OUT_DAT14 | 0 | RFU. |
| Houtou | | | | RESERVED | BT1120_OUT_DAT15 | 0 | RFU. |
| UART_BAUD_RATE | BT1120_OUT_DAT6 | 0 | UART0 baud rate for debug print and XMODEM transfer. | | | | |

HobMatic 乐多科技
THE HoloMit, V40
Stee Document Number Rev
A2 P36-12-Video V4



HoloMatic 未多科技

Title HoloArk_V40

Size Dozument Number C P37_UP_priphenal V4.0

Date: Thunday, September 17, 2020 | Sheet 37 of 40

