






P01-system block  
 P02 Main Power  
 P03-TDA 3V3 power  
 P04-TDA0 SOC General  
 P05-TDA0 MCU RGMII  
 P06-TDA0 SOC USB0/1  
 P07-TDA0 DSI CSI  
 P08-TDA0 DP port  
 P09-TDA0 Serdes  
 P10-TDA0 Serdes CLK  
 P11-TDA0 LPDDR4  
 P12-TDA0 SOC power1  
 P13-TDA0 SOC power2  
 P14-TDA0 SOC power3  
 P15-TDA0 MCU General  
 P16-TDA0 SOC GND  
 P17-TDA0 eMMC SD  
 P18-TDA0 SOC RGMII  
 P19-TDA0 Debug uart  
 P20-TDA0 SoM PMIC A  
 P21-TDA0 SoM PMIC B  
 P22-TDA0 PWR GMSL 9286 TDA0  
 P23-TDA0 MIPI\_GMSL\_9286 TDA0  
 P24-TDA0 MIPI\_GMSL2\_9296 TDA0  
 P25-CAN CONN  
 P26-TC397 Power  
 P27-TC397 Peripherals  
 P28-TC397 CAN/GPIO  
 P29-TC397 Debug  
 P30-IMU  
 P31-GPS  
 P32-Eth switch  
 P33-TJA1102S  
 P34-J2\_LPDDR4  
 P35-J2\_SYS  
 P36-J2-Video  
 P37-J2\_Peripheral  
 P38-J2\_Power&GND  
 P39-J2\_Power for J2  
 P40-DS90UB960





## Main Power & Control



## TC397 Power









**Table 5-1. Speed Grade Maximum Frequency**


DEVICE	MAXIMUM FREQUENCY (MHz)									
	MPU	C66x DSP	C7x DSP	MCU	IPU	GPU	CBASS0	ICSSG	DMSC	LPDDR4
TDA4VMxP	1800	1350	1000	1000	1000	750	500	333	333	1600 (DDR-3200) 1866 (DDR-3733) <sup>(1)</sup>





### USB VBUS Resistor divider circuit

Note: Recommended VBUS circuit for USB connector. Supports 5V-30V VBUS











## DSI


used as CSI TX




## CSI Interface




DISPLAY PORT INTERFACE
















## ANALOG POWER 1










	BOOTMODE			MCU_BOOTMODE		
	6	5	4	5	4	3
SDcard	1	0	0	0	0	0
eMMC	0	0	0	0	0	1
USB0	0	0	0	0	1	0



- **MCU\_BOOTMODE[02:00]** – Denote **system clock frequency (WKUP\_HFOSCO)** to ROM code for PLL configuration.
- **MCU\_BOOTMODE[05:03]** – Select the requested boot (primary) mode after POR, that is, the peripheral/memory to boot from. These are the **only pins which direct boot on MCU Only boot mode**.
- **MCU\_BOOTMODE06 – MCU Only boot mode.** In MCU Only boot, ROM code skips BOOTMODE pins and attempts boot from MCU peripherals.
- **MCU\_BOOTMODE[09:08]** – These pins can select tests to be performed on power-up (POST). POST runs in hardware, before the ROM code starts.

Table 4-10. Primary Boot Mode Configuration

Primary Boot Mode Core Pins				Primary Boot Mode B Pin	Primary Boot Mode A Pins			Primary Boot Mode
6	5	4	0	MCU 5	MCU 4	MCU 3		
Speed	Ick	Csel	Csel	0	0	1	OSPI	
Port	Ick	Csel	0	0	1	0	OSPI	
Port	Mode	Csel	0	0	1	1	SPI	
Clkout	Delay	Link stat	0	1	0	0	Ethernet RGMII	
Clkout	Clk src		0	1	0	1	Ethernet RMII	
Bus reset	Mode	Addr	0	1	1	0	I2C	
		Port	0	1	1	1	UART or No boot	
Port	Bus width	Fs/tau	1	0	0	0	MMC/SD card	
Port	Bus width	Voltage	1	0	0	1	eMMC	
Port	Mode	Lane Swap	1	0	1	0	USB	
AD_MUX		Csel snf	1	1	0	0	GPAC NOR	
Port	N lanes		1	1	0	1	PCIe	
			1	1	1	0	Reserved	
			1	1	1	1	Reserved or No boot	

### MMC/SD Card Boot Device Configuration

Table 4-22 shows configuration pins assignment to functions when boot mode is the MMC/SD card mode.

Table 4-22. MMC/SD Card Boot Configuration Fields


BOOTMODE Pins	Field	Value	Description	MCU Only=1 Value
6 (7) <sup>(1)</sup>	Port	0	Port 0	N/A
		1	Port 1	
5	Bus Width	0	4 bit	N/A
		1	1 bit	
4	FS/Raw	0	Filesystem mode	N/A
		1	Raw Mode	

### eMMC Boot Device Configuration


Table 4-40 shows configuration pins assignment to functions when boot mode is the eMMC mode.

Table 4-40. eMMC Boot Configuration Fields

BOOTMODE Pins	Field	Value	Description	MCU Only1 Value
6	Port	0	Port 0	N/A
		1	Port 1	
5	Bus Width	0	Max width by port (8-bit on port 0, 4-bit on port 1)	N/A
		1	1-bit only	
4	Voltage	0	1.8V	N/A
		1	3.3V	




HoloMatic 禾多科技			
File			
HoloArk_V40			
Size C	Document Number P15-TDA01 MCU General		Rev V
Date:	Thursday, September 17, 2020	Sheet	15 of 40







## 5 MMC Interface




## UFS Interface




## MCU FLASH





## 32GB eMMC MEMORY



## TFCard







- BOOTMODE0** – This pin allows for additional primary boot modes to be selected when in non-MCU Only (normal) mode
- BOOTMODE[3:1]** – **Select the backup boot mode**, that is, the peripheral/memory to boot from, if primary boot device failed.
- BOOTMODE[6:4]** – These pins provide optional configurations for primary boot and are used in conjunction with the boot mode selected. See [Section 4.3.2.3](#) and the corresponding boot mode section.
- BOOTMODE7** – This pin provides optional configurations for the backup boot devices. See [Section 4.3.2.4](#) and the corresponding boot mode section.


Table 4-7. BOOTMODE Pin Mapping

7	6	5	4	3	2	1	0
Backup Boot Mode Config	Primary Boot Mode Config			Backup Boot Mode			Primary Boot Mode B



HoloMatic 禾多科技			
Title			
HoloArk_V40			
Size	Document Number	Rev	
A3	P18-TDA0 SOC RGMII	V4.0	
Date:	Thursday, September 17, 2020	Sheet	18 of 40

UART TO external USB Board



## PMIC- A


**"PCB Notes:**  
For multi-phase Buck converter configs, route remote sense feedback as follows:

1. Pseudo differential pair traces on same layer & not to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Decap in middle of SOC power ball group.

Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while


For single-phase Buck converters, route remote sense feedback as follows:

1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"



PMIC-A uses default I2C ADDR:  
0x48, 0x49, 0x4A, 0x4B  
0x12


# PMIC - B




"PCB Notes:  
For multi-phase Buck converter configs, route remote sense feedback as follows:  
1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.  
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.  
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:  
1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.  
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.  
3. Trace widths = 4-8mil"




PMIC-B uses NVM to set I2C ADDR:  
0x4C, 0x4D, 0x4E & 0x4F












Ball	Symbol	ChI.	Buffer	Function
PA, P13, N14, H14, D16, G13	VDD	I	—	Digital Core Power Supply (I, 2.5V)
AG, B3, V16, W01	VEXT	P00	—	Integrated Power Supply (SV I, 3.3V)
Y5	VFX16	P12	—	Digital Power Supply for Flex Port Pads (SV I, 3.3V)
Y5	VDDM	—	—	ADC Analog Power Supply (SV I, 3.3V)
B18, A19	VDDP3	—	—	Flash Power Supply (I, 3.3V)
GH, H7	VDD08 (VDD)	—	—	Devices with Integrated ENEM. EMEM Stand Power Supply, VDD08 (I, 2.5V) Devices without Integrated ENEM. I, 2.5V
T11	VEVSSB P34 P33	—	—	Standby Power Supply (SV I, 3.3V) for the Standby SRAM
N19	VDDOSC	—	—	Digital Power Supply for Oscillator (I, 2.5V)
N02	VEXT03G	—	—	Digital Power Supply for Oscillator (ball is supplied with same level as used for VEXT)

```

VEXT=VDDP3=3.3Vsingle supply mode.
VDDP3: Digital supply voltage for FLASH
VEXT: Digital external supply voltage for pads and EVR 5.0/3.3V
VDD: Core supply voltage 1.25V
VEVRSB:Digital external supply voltage for EVR and
        during Standby mode    2.97V~5V
VDDM:ADC analog supply voltage 2.97~5.5V

```



IN	VGA1PE1 VGA1EN connected to GPIO-Pin 4 of M05P.	<p>VEKT, VVERB3, VDEX, VLEX and VDDM = 3.3V external supply. VDD = 3.3V external supply. VDD supplied by <b>EVRC</b>.</p> <p>VEKT &amp; VVERB5 = 5V external supply. VDDP1, VLEX and VDDP13 = 3.3V external supply. VDDM = VAREX = 5V or 3.3V external supply. VDD supplied by <b>EVRC</b>.</p>	<p>3.3V single source supply. EVRC in SPM5 mode. Standby Mode is supported. 5V or 3.3V ADC domain. 3.3V Floquet domain. Standby Mode is supported.</p> <p>EVRC in SPM3 mode. EVRC in SPM5 mode. Standby Mode is supported. 5V or 3.3V ADC domain. 5V or 3.3V Floquet domain. Standby Mode is supported and 3.3V supply shall be switched off by external regulator after Standby 3 is entered.</p>
----	---	---	--






Table 242 DAP, JTAG, Trigger and GPIO Pins Configurations

Package Pin	Two-Pin DAP	Three-Pin DAP	Four-Pin DAP	Trigger	JTAG	GPIO
DAP0/TCK	DAP0	DAP0	DAP0		TCK	
DAP1/TMS	DAP1	DAP1	DAP1		TMS	
TDO		DAP2	DAP2	TG13/TG03	TDO	P21.7
TDI			DAP3	TG12/TG02	TDI	P21.6
TRST	Needs to be high at PORST release for enabling DAP					TRST

Table 5-2 SPD/DAP Enabling with DAP0/1

DAP0	DAP1	Device Behavior
H	H	DAP mode will be enabled.
L	H	SPD mode will be enabled.
H	L	Reserved (e.g. JTAG will be enabled).
L	L	DAP and SPD disabled.






Table 418 Normal Mode / Test Mode Input Selection

Field	Description
TESTMODE	Latched TESTMODE signal 0 A Test Mode can be selected 1 Normal Mode is selected
TRST	Latched TRST signal 0 The JTAG interface is active. 1 The TRST interface is active.


Attention: TESTMODE pin has to be externally pulled high with a strong pull-up or tied externally directly to TEST supply rail, to ensure proper device start-up.




VDDSB shall be connected to VDD rail and supplied together in case of non emulation devices.




ACC ADDRESS: 0x18  
GYR ADDRESS: 0x68






## 8 Default messages

Interface	Settings
UART Output	9600 Baud, 8 bits, no parity bit, 1 stop bit Configured to transmit both NMEA and UBX protocols, but only the following NMEA (and no UBX) messages have been activated at start-up: <b>GGA, GLL, GSA, GSV, RMC, VTG, TXT</b>
USB Output	Configured to transmit both NMEA and UBX protocols, but only the following NMEA (and no UBX) messages have been activated at start-up: <b>GGA, GLL, GSA, GSV, RMC, VTG, TXT</b> USB Power Mode: Bus Powered
UART Input	9600 Baud, 8 bits, no parity bit, 1 stop bit, Autobauding disabled Automatically accepts following protocols without need of explicit configuration: UBX, NMEA, RTCM The GNSS receiver supports interleaved UBX and NMEA messages.
USB Input	Automatically accepts following protocols without need of explicit configuration: UBX, NMEA The GPS receiver supports interleaved UBX and NMEA messages. USB Power Mode: Bus Powered
DDC	Fully compatible with the i <sup>2</sup> C industry standard, available for communication with an external host CPU or u-blox cellular modules, operated in slave mode only. Default messages activated. NMEA and UBX are enabled as input messages, only NMEA as output messages. Maximum bit rate 400 kb/s.
SPI	Allow communication to a host CPU, operated in slave mode only. Default messages activated. SPI is not available in the default configuration.
TIMEPULSE	disabled





SJA1105QEL

Table 2. Voltage requirement overview

Symbol	Description	Min [V]	Typ [V]	Max [V]
VDD_CORE	1.2 V Core voltage	1.14	1.20	1.30
VDDA_CORE	1.2 V Oscillator supply	1.10	1.20	1.30
VDDA_PLL	1.2 V PLL supply	1.10	1.20	1.30
VDDIO_Miux	MII mode	3.30	3.30	3.60
		2.30	2.80	2.70
		1.65	1.80	1.95
	RMI mode	3.30	3.30	3.60
		2.30	2.80	2.70
		1.65	1.80	1.95
	RGMI mode	3.30	3.30	3.60
		2.30	2.80	2.70
		1.65	1.80	1.95
VDDA_GSMI	Analogue GSMI supply voltage	2.3	2.5	2.7
VDDA_GSMI	Digital GSMI supply voltage	1.14	1.2	1.3
VDDIO_HOST	Host interface supply voltage			
	1.8 V operation	1.65	1.8	1.95
	2.5 V operation	2.3	2.5	2.7
	3.3 V operation	3.0	3.3	3.6
VDDIO_CLO	Wireless supply depends on CLK_OUT pin connection to external chip (i.e. TX1102 or SJAT10SPRS)			
	1.8 V operation	1.65	1.8	1.95
	2.5 V operation	2.3	2.5	2.7
	3.3 V operation	3.0	3.3	3.6






Fig 10. Reset timing











Table 18. Pin strapping configuration <sup>(1)</sup>				
Symbol	Pin	Value	Description	
MASTER_SLAVE/ PHY_EN	34 (CONFIG3)	0000	P0 disabled, P1 Master	
	33 (CONFIG2)	0001	P0 disabled, P1 Slave	
	32 (CONFIG1)	010	P0 Master, P1 disabled	
		011	P0 Master, P1 Master	
		100	P0 Master, P1 Slave	
		101	P0 Slave, P1 disabled	
		110	P0 Slave, P1 Master	
		111	P0 Slave, P1 Slave	
			managed operation	
			autonomous operation	
AUTO_OP	55 (CONFIG0)	0		
		1		
			bit 3 of PHY address used for the SMI	
			bit 2 of PHY address used for the SMI	
PHYAD[3:1]	37 (PHYAD3)	-		
	36 (PHYAD2)	-		
	35 (PHYAD1)	-		
			bit 1 of PHY address used for the SMI	
MII_CONFIG	1 (CONFIG5)	000	MII mode enabled for both PHYs (bits MII_MODE in Table 20 set to 0)	
	56 (CONFIG4)	010	MII mode enabled for both PHYs (bits MII_MODE in Table 20 set to 0)	
		100	Reverse MII mode P0; MII mode P1, internal MII (bits MII_MODE in Table 20 set to 11 for P0 and 00 for P1; bit INT_REV_MII in Table 29 set to 1)	
		110	Reverse MII mode P0; MII mode P1, external MII (bits MII_MODE in Table 20 set to 11 for P0 and 00 for P1; bit INT_REV_MII in Table 29 set to 0)	
			25 MHz XTAL; 25 MHz at CLK_IN_OUT	
			25 MHz external clock at CLK_IN_OUT	
CLK_MODE	3 (CONFIG7)	00		
	2 (CONFIG6)	01		
		10		
		11		
LDO_MODE	15 (SEL_IV8)	0	internal 1.8 V LDO enabled	
		1	external 1.8 V supply	



Symbol	Description	Min	Typ	Max	Unit
Freq	Frequency		32768		Hz
Duty	Duty cycle	40	50	60	%
ESR	Crystal maximum ESR	90		180	Ω
C1/C2	Tank circuit capacitors	18		25	pF








Table 1-1 Strap Pin Definition

Strap Pin	Shared with	Default	Function	Strap Pin	Shared with	Default	Function
1STBOOT_SEL	BT1120_OUT_CLK	0	0 = 1st boot from on-chip ROM. 1 = 1st boot from off-chip SPI NOR XIP.				0 = 921600 bps 1 = 115200 bps
2NDBOOT_SEL	BT1120_OUT_DAT[1:0]	00	00 = 2nd boot from eMMC (SD0). 01 = 2nd boot from SPI Flash (QSPI). 10 = 2nd boot from AP BIF-SPI. 11 = 2nd boot from UART0 XMODEM.	SKIP_CHECKSUM	BT1120_OUT_DAT7	0	Whether validate checksum. 0 = Validates every one. 1 = Ignores checksum, easy for debugging.
SPI_FLASH_TYPE	BT1120_OUT_DAT2	0	Only valid if 2NDBOOT_SEL=SPI Flash. 0 = SPI NAND. 1 = SPI NOR.	RESERVED	BT1120_OUT_DAT8	0	RESERVED
DEVICE_MODE	BT1120_OUT_DAT3	0	If 2NDBOOT_SEL = eMMC: 0 = Uses negedge drive, posedge capture. 1 = Uses posedge drive, posedge capture. If 2NDBOOT_SEL = SPI NAND: 0 = 2 KB page size. 1 = 4 KB page size. If 2NDBOOT_SEL = SPI NOR: 0 = 32-bit address mode. 1 = 24-bit address mode. If 2NDBOOT_SEL = others: 0 = N/A. 1 = N/A.	SPI_FLASH_RESET	BT1120_OUT_DAT9	0	Only valid if 2NDBOOT_SEL=SPI Flash. 0 = No reset. 1 = Initiates a reset before accessing SPI NAND/NOR Flash.
FASTBOOT_SEL	BT1120_OUT_DAT[5:4]	00	Switches CPU clock frequency and internal bus clock frequency. 00 = "cpu_clk = 1G, ace_ack = sys_noc_ack = 500M, sys_pclk = cx_dbgclk = 333M." 01 = "cpu_clk = 500M, ace_ack = sys_noc_ack = 250M, sys_pclk = cx_dbgclk = 166M." 10 = "cpu_clk = 333M ace_ack = sys_noc_ack = 333M, sys_pclk = cx_dbgclk = 333M." 11 = "No clock switching, cpu_clk=24M, ace_ack = sys_noc_ack = 12M, sys_pclk = cx_dbgclk = 8M."	DISABLE_WDOG	BT1120_OUT_DAT10	0	Whether enable watchdog protection 0 = Watchdog enabled for clock switching, resets the entire chip when program runaway occurs. 1 = Watchdog disabled.
UART_BAUD_RATE	BT1120_OUT_DAT6	0	UART0 baud rate for debug print and XMODEM transfer.	SPI_NAND_RDID	BT1120_OUT_DAT11	0	Only valid if 2NDBOOT_SEL = SPI NAND. 0 = RDID command has dummy byte. 1 = RDID command has no dummy byte.
				NAND_2PLANES	BT1120_OUT_DAT12	0	Only valid if 2NDBOOT_SEL = SPI NAND. 0 = SPI NAND has only 1 plane and no plane select in 03H command. 1 = SPI NAND has 2 planes and the plane select bit in 03H command.
				RESERVED	BT1120_OUT_DAT13	0	Reserved for future use (RFU).
				RESERVED	BT1120_OUT_DAT14	0	RFU.
				RESERVED	BT1120_OUT_DAT15	0	RFU.





Power	Voltage	Property	Max Ramp Rate
<b>Group 1</b>			
VDDPST_ALON VDDPST_ALON_BIFSD VDDPST_ALON_RGMII VDDPST_ALON_BT1120OUT	1.8 V	Always-on	< 5 mV/us
VDDIO_SD0 VDDIO_SD1	1.8 V/3.3 V	Always-on	
VDDQ_DDR	1.1 V (LPDDR4)	Always-on	
<b>Group 2</b>			
VDD_CORE_AO TACVDD_32K	0.9 V	Always-on	< 5 mV/us
<b>Group 3</b>			
VDD_CORE_PD VDD_CPU VDD_CNN0 VDD_CNN1 VDD_DDR	0.9 V 0.9/1.0V 0.9/1.0V 0.9/1.0V 0.9/1.0 V	Powered-down	< 5 mV/us
<b>Group 4</b>			
VDDA_PLL_MAIN VDA_VIO	0.9 V	Powered-down	< 5 mV/us
VDDA_PLL_DDR VAA_DDR VDA18_VIO VDDA_TSEN VQPS_EFUSE	1.8 V	Powered-down	



11





**表 18. Serial Control Bus Addresses for IDX**

NO	V <sub>IDX</sub> VOLTAGE RANGE			V <sub>IDX</sub> TARGET VOLTAGE	SUGGESTED STRAP RESISTORS (1% TOL)		PRIMARY ASSIGNED I2C ADDRESS	
	V <sub>MIN</sub>	V <sub>TYP</sub>	V <sub>MAX</sub>	VDD18 = 1.80 V	R <sub>HIGH</sub> (kΩ)	R <sub>LOW</sub> (kΩ)	7-BIT	8-BIT
0	0	0	0.131 × V <sub>(VDD18)</sub>	0	OPEN	10.0	0x30	0x60
1	0.179 × V <sub>(VDD18)</sub>	0.213 × V <sub>(VDD18)</sub>	0.247 × V <sub>(VDD18)</sub>	0.374	88.7	23.2	0x32	0x64
2	0.296 × V <sub>(VDD18)</sub>	0.330 × V <sub>(VDD18)</sub>	0.362 × V <sub>(VDD18)</sub>	0.582	75.0	35.7	0x34	0x68
3	0.412 × V <sub>(VDD18)</sub>	0.443 × V <sub>(VDD18)</sub>	0.474 × V <sub>(VDD18)</sub>	0.792	71.5	56.2	0x36	0x6C
4	0.525 × V <sub>(VDD18)</sub>	0.559 × V <sub>(VDD18)</sub>	0.592 × V <sub>(VDD18)</sub>	0.995	78.7	97.6	0x38	0x70
5	0.642 × V <sub>(VDD18)</sub>	0.673 × V <sub>(VDD18)</sub>	0.704 × V <sub>(VDD18)</sub>	1.202	39.2	78.7	0x3A	0x74
6	0.761 × V <sub>(VDD18)</sub>	0.792 × V <sub>(VDD18)</sub>	0.823 × V <sub>(VDD18)</sub>	1.420	25.5	95.3	0x3C	0x78
7	0.875 × V <sub>(VDD18)</sub>	V <sub>(VDD18)</sub>	V <sub>(VDD18)</sub>	1.8	10.0	OPEN	0x3D	0x7A

