



HW 1



Lin	Q	A	B	S	Q'
0	0	0	0	0	0
0	0	0	1	0	1
0	1	0	0	0	0
0	1	0	1	1	1
1	0	1	0	1	0
1	0	1	1	0	1
1	1	0	0	1	1
1	1	0	1	1	0
1	1	1	0	1	1
1	1	1	1	1	1



$$\begin{aligned}
 Q' &= \underline{AB} + \underline{A} \underline{Q} + \underline{B} \underline{Q} \\
 &= A \oplus B \oplus Q \\
 &= \sum(3, 5, 6, 7)
 \end{aligned}$$

A	B	PS	S	C ⁺	NS
0	0	0	0	0	SO
0	1	0	1	0	SO
1	0	0	1	0	SG
1	1	0	0	1	S1
0	0	1	1	0	SO
0	1	1	0	1	S1
1	0	1	0	1	S1
1	1	1	0	1	S1

State 0: carry = 0 (initial state)
State 1: carry = 1

inputs: A + B
output: S

make verification table using example

Clk cycle A B Q S(SG) S(Diagram) Q⁺

A ₂	A ₁	A ₀	Q, Q ₀
Q	A	B	Q ⁺ , S
0	0	0	0 0
0	0	1	0 1
0	1	0	0 1
0	1	1	0 1
1	0	0	1 0
1	0	1	1 0
1	1	0	1 0
1	1	1	1 1

ROM Implementation




input: A+B ROM size: 8x2

state: Q (1FF)

address bits: QAB

8 addresses

(outputs) data bits: Q⁺ + S




Mux Implementation

state = carry stored in D-FF


inputs: A B

output: S



select lines

Q	A	B	S	Q'
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	B'
1	0	1	0	B
1	1	0	0	1
1	1	1	1	B'
				2
				3




Moore Implementation

State Transition Table

Current	Q _A	Q _B	A	B	Next	S
S0	0	0	0	0	0	0
	0	0	0	1	0	1
	0	0	1	0	0	1
	0	1	1	1	0	0
S1	0	1	0	0	0	0
	0	1	0	1	0	1
	0	1	1	0	0	1
	0	1	1	1	1	0
S2	1	0	0	0	0	1
	1	0	0	1	1	0
	1	0	1	0	1	0
	1	0	1	1	1	3
S3	1	1	0	0	0	1
	1	1	0	1	1	0
	1	1	1	0	1	0
	1	1	1	1	1	3

Simplified State Table

Current	AB	Next	Output	C	S	State
	00	01	10	11	S	S0
S0	S0	S1	S1	S2	0	S1
S1	S0	S1	S1	S2	1	S2
S2	S1	S2	S2	S3	0	S3
S3	S1	S2	S2	S3	1	



$$Q_A^+ = AB + Q_A B + Q_A A$$

AB	00	01	11	10
Q _A Q _B	00	00	11	00
00	00	00	11	00
01	00	00	11	00
11	0	1	1	1
10	0	1	1	1

$$Q_B^+ = Q_A' A B + Q_A A' B' + Q_A' A' B + Q_A A B'$$

AB	00	01	11	10
Q _A Q _B	U	1	0	1
00	U	1	0	1
01	U	1	0	1
11	1	0	1	0
10	1	0	1	0

$$S = Q_B$$

AB	00	01	11	10
Q _A Q _B	U	1	1	1
00	U	1	1	1
01	1	1	1	1
11	1	1	1	1
10	0	0	0	0