



# HW 1



A	B	PS	S	C <sup>+</sup>	NS
0	0	0	0	0	S0
0	1	0	1	0	S0
1	0	0	1	0	S0
1	1	0	0	1	S1
0	0	1	1	0	S0
0	1	1	0	1	S1
1	0	1	0	1	S1
1	1	1	0	1	S1

State 0: carry = 0 (Initial state)  
 State 1: carry = 1  
 inputs: A + B  
 output: S

Lin	Q	A	B	S	Carry	Q'
0	0	0	0	0	0	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	0	1	1
1	1	0	0	1	0	0
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	1	1	1



$$Q' = AB + AQ + BQ$$

$$= A \oplus B \oplus Q$$

$$= \Sigma(3, 5, 6, 7)$$

← Simplest AND/OR/NOT implementation

make verification table using example

Clk cycle    A    B    Q    S(SG)    S(Diagram)    Q<sup>+</sup>

## ROM Implementation

input: A+B      ROM size: 8x2




state: Q (1FF)

address bits: QAB

8 addresses

(comparis)  
data bits: Q<sup>+</sup> + S

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
Q	A	B	Q <sup>+</sup>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




## Mux Implementation

state = carry stored in D-F


inputs: A B

output: S



select lines

Q	A:B	S	Q'
0	0:0	0	0
0	0:1	1	0
0	1:0	1	0
0	1:1	0	0
1	0:0	1	0
1	0:1	0	1
1	1:0	1	1
1	1:1	0	1




# Moore Implementation

State Transition Table

$Q_A Q_B$ Current	A	B	$Q_A^+ Q_B^+$ Next	S
00	0	0	00	0
01	0	0	01	0
10	0	1	01	0
11	0	1	10	0
00	1	0	00	1
01	1	0	01	1
10	1	1	01	1
11	1	1	10	1
00	1	0	00	0
01	1	0	01	0
10	1	1	01	0
11	1	1	10	0

Simplified State Table

Current	Next	Output	C	S	State
00	00 01 10 11	S	0	0	S0
S0	S0 S1 S1 S2	0	0	1	S1
S1	S0 S1 S1 S2	1	1	0	S2
S2	S1 S2 S2 S3	0	1	1	S3
S3	S1 S2 S2 S3	1			



$$Q_A^+ = AB + Q_A B + Q_A A$$

$Q_A Q_B$	AB	00	01	11	10
00	0	0	0	1	0
01	0	0	0	1	0
11	0	1	1	1	1
10	0	1	1	1	1

$$Q_B^+ = Q_A A B + Q_A A B' + Q_A A' B + Q_A A' B'$$

$Q_A Q_B$	AB	00	01	11	10
00	0	0	1	0	1
01	0	0	1	0	1
11	1	0	0	1	0
10	1	0	0	1	0

$$S = Q_B$$

$Q_A Q_B$	AB	00	01	11	10
00	0	0	0	0	0
01	1	1	1	1	1
11	1	1	1	1	1
10	0	0	0	0	0