

```
`timescale 1ms/1us
```

```
module ds1620_interface_tb2 ();
```

```
    reg TRIG, CLK_IN;  
    wire CLK_OUT, RST, DQ;  
    wire [8:0] TEMP;
```

```
    integer i;
```

```
    initial  
        begin  
            for (i=0;i<5;i=i+1)  
                begin  
                    CLK_IN = 0;  
                    TRIG = 1;  
                    #42;  
                    TRIG = 0;  
                    #1302;  
                end  
            end
```

```
    end
```

```
    always  
        CLK_IN = #21 ~CLK_IN;
```

```
    ds1620_interface UUT(TRIG, CLK_IN, CLK_OUT, RST, DQ, TEMP);  
    ds1620 C1(CLK_OUT, RST, DQ);
```

```
endmodule
```

DS1620_INTERFACE

