

COMP2611: Computer Organization

Instructions: Language of the Computer

**To command a computer's hardware,
you must speak its language**

- To learn a subset of the **MIPS assembly language**
 - The “words” of a machine language are called **instructions**
 - Its “vocabulary” is called an **instruction set**.
 - In the form written by the programmer → **assembly language**
 - In the form the computer can understand → **machine language**
- To learn the design principles for **instruction set architecture (ISA)**

MIPS (Microprocessor without Interlocked Pipeline Stages)

- ❑ A widely used microprocessor architecture
- ❑ e.g. Silicon Graphic (SGI), ATI Technologies, Broadcom, Cisco, NEC, Nintendo, Sony PlayStation, Texas Instruments (TI), Toshiba, embedded systems, Windows CE devices

Imagine that Intel processors do not have an ISA

- ❑ It means the vocabulary of hardware can change from time to time
- ❑ No guarantee of how the instructions will look like in the next product
- ❑ From programmers' point of view
 - Potentially **need to re-program** every time we upgrade our computer. It would be a **nightmare!**
- ❑ From system designers' point of view:
 - Hardware improvement (for performance, or power efficiency, etc) may lead to **incompatibility** with existing applications

With ISA abstraction, all these problems are resolved

- ❑ All software developers have to do is conforming to machine's ISA
 - No need to worry about how hardware implements the instructions
- ❑ All system designers have to do is making sure new processor implementation backward compatible to ISA's definition, instead of existing applications

Therefore, it is critical to have a good ISA design!

- ❑ Simplicity favors regularity
- ❑ Smaller is faster
- ❑ Make common case fast
- ❑ Good design demands good compromises

1. Basic MIPS Instructions

- Every computer must be able to perform **arithmetic operations**.
- Example of a MIPS arithmetic instruction

`add a, b, c`

- It is equivalent to a = b + c in C++

`sub x, y, z`

- It is equivalent to x = y - z in C++

- Another example (adding four variables: a = b + c + d + e)

```
add a, b, c    # sum of b & c is placed in a  
add a, a, d    # sum of b, c & d is now in a  
add a, a, e    # sum of b, c, d & e is now in a
```

- Three instructions are needed! **Why?**
 - Because each **add** instruction can only have three variables (called **operands**) in MIPS architecture

Why a fixed number of operands?

Design Principle #1

Simplicity favors regularity

- ❑ Each instruction has a **fixed number** of operands in MIPS
- ❑ Intel architecture supports a variable number of operands

- ❑ **Why** fixed number instead of variable number of operands?
 - ★ The **hardware is less complicated** for a fixed number of operands

- Consider a high-level language statement with 5 vars (**f, g, h, i, j**)

```
f = (g + h) - (i + j);
```

- Translated to MIPS instructions (to be modified to a more realistic solution later):

```
add t0, g, h    # temp variable t0 contains g+h  
add t1, i, j    # temp variable t1 contains i+j  
sub f, t0, t1  # f gets t0 - t1, or (g+h) -  
                # (i+j)
```

Notes:

- Each line of code contain at most one instruction
- Words to the right of **#** symbol are **comments** for the human reader
- **Comments** are entirely ignored by the computer

Unlike programs in high-level languages, the operands of arithmetic instructions cannot be any **variables**. They must be from a limited number of special locations called **registers**.

What are **registers**?

- ❑ Fast temporary storage inside the processor used to hold variables.
- ❑ Size of a register in the MIPS architecture is 32 bits.
 - Each group of 32 bits is called a **word** in the MIPS architecture.
- ❑ MIPS architecture has 32 registers

Variable vs. Register

- ❑ Variable is a **logical** storage, # of variables can be **unlimited**
- ❑ Register is a **physical** storage, # of registers is **limited**

What happens if not enough registers to hold all the variables?

MIPS has 32 general purpose registers, each is of 32 bits in length

- Registers that correspond to variables in a high-level program are denoted as $\$s0, \$s1, \dots, \$s7$
- Temporary registers needed to compile the program into MIPS instructions are denoted as $\$t0, \$t1, \dots, \$t7$
- $\$zero$, a special register holding a constant value 0, read-only (i.e. not modifiable), (will be explained why we need it)
- Others will be introduced much later

- Translate the following statement to MIPS assembly language

$f = (g + h) - (i + j);$

- Using registers **\$s0, \$s1, \$s2, \$s3, \$s4**, to hold variables f, g, h, i, j

- **Answer:**

```
add $t0, $s1, $s2      # reg $t0 contains g+h  
add $t1, $s3, $s4      # reg $t1 contains i+j  
sub $s0, $t0, $t1      # f gets $t0 - $t1
```

If the number of registers is

Too few:

- not enough to hold large number of variables in a program

Too many:

- more complicated processor design
- increased clock cycle time \Rightarrow obstacle to improving performance

The computer architect should strike a good balance between providing a large number of registers and keeping the clock cycle short.

Design Principle #2

Smaller is faster

- Having a small enough number of registers leads to a faster processor
- **Why?**
 - ★ Larger number of registers, longer electronic signals must travel

What if a program manipulates a large number of elements?

- ❑ Not possible to store elements all at once in registers inside processor
- ❑ Ex: Large composite data like arrays, structures and dynamic data are kept in the memory
 - memory provides large storage for millions of data elements.

MIPS' design disallows values stored in memory to be manipulated directly

Then, how does MIPS use such data?

- ❑ Data must be transferred from memory to a register before manipulation and the results are stored back to memory
- ❑ We need Data transfer instructions
 - **load** moves data from memory to a register, e.g. **lw** (load a word)
 - **store** moves data from a register to memory, e.g. **sw** (store a word)

- Translate the following statement to MIPS assembly language


f = g + h;

- Answer:

```
lw $s1, g          # load variable into register  
lw $s2, h          # load variable into register  
add $t0, $s1, $s2  # reg $t0 contains g+h  
sw $t0, f          # store (g+h) to f
```

Next, we need to express g, h, and f in terms of memory location!

- **Memory** is a consecutive arrangement of storage locations.



- Each memory location is indexed by an **address**.
 - Most architectures address individual bytes
 - Addresses of sequential 8-bit bytes differ by 1
 - Addresses of sequential 32-bit words differ by 4
- To specify the address of the memory location of any array element in assembly language, we need two parts:
 - **Base address**: starting address of an array
 - **Offset**: distance of target location from starting address
 - it is a constant that can be either **positive** or **negative**

A is an array of 100 words

□ How can we perform **A[12] = h + A[8]**; in MIPS?

Assume **\$s0** store the starting location of array **A** (i.e., address of A[0])

Assume **\$s1** store the value of **h**

□ **Answer:**

```
# temp reg $t0 gets A[8]
lw  $t0, 32($s0)      # address of A[8] : $s0 + 32
# $t0 = h + A[8]       ?
add $t0, $s1, $t0
# stores h + A[8] to A[12]
sw  $t0, 48($s0)
```


□ **Remark:** **\$s0** is used as a **base register**, "32" and "48" are **offsets**

Endianness (byte order): Little or Big?

20

word address


byte address



□ Big-Endian

end of the word matches big
addresses


byte address



□ Little-Endian

end of the word matches little
addresses

byte address



- ❑ MIPS depends on the actual machine implementation
- ❑ SPIM simulator follows the underlying machine endianness
 - Intel x86 -> little-endian
 - Old Power-PC based MAC -> Big-endian
 - New Intel MAC -> Little-endian
- ❑ Why is it important to know?
 - Headline from the Internet:

“...With the release of Intel-based Macintosh computers, Mac developers need to concern themselves with the possibility that the endianness of data may not match the endianness of the processor that is manipulating that data ...”

- Some file formats and their endianess
 - **Adobe Photoshop** -- Big Endian
 - **BMP (Windows and OS/2 Bitmaps)** -- Little Endian
 - **GIF** -- Little Endian
 - **IMG (GEM Raster)** -- Big Endian
 - **JPEG** -- Big Endian
 - **PostScript** -- Not Applicable (text!)
 - **Microsoft RTF (Rich Text Format)** -- Little Endian
 - **TIFF** -- Both, Endian identifier encoded into file

- To do the expression register1 = register2 +/- constant:

```
addi $t0, $s1, 8      # $t0 = $s1 + 8
```

```
subi $t0, $t0, 1      # $t0 = $t0 - 1
```

```
addi $t0, $t0, -1     # $t0 = $t0 - 1
```



- addi** means add immediate (constant)

- Constant part is always the last operand of this instruction

- Various ways to initialize a register with zero (or some constants):

- i) sub \$t0, \$t0, \$t0 # \$t0 = 0 for sure

- ii) add \$t0, \$zero, \$zero # same effect

- iii) addi \$t0, \$zero, 5 # \$t0 = 0 + 5 = 5

- Major difference is the instruction's **execution time**
 - ① **Memory** is outside the processor; far from the processing unit
 - Memory operand takes a **long** time to load/store
 - ② **Register** is inside the processor; close to the processing unit
 - Register operand takes a **short** time to get to the value
 - ③ **Constant** already encoded in the instruction
 - Constant operand value is **immediately** available

A program is a mixture of these three types of operations

If you are to optimize the program running time, what should you do?

Design Principle #3

Make the common case fast

- ❑ Constant operands occur frequently!
- ❑ By including constants inside arithmetic instructions,
 - They are much faster than if constants were loaded from memory

- **and, or, nor**: bit-by-bit operation

bit 1	bit 2	and	or	nor
0	0	0	0	1
0	1	0	1	0
1	0	0	1	0
1	1	1	1	0

□ Example

- given register \$t1 and \$t2 ,
 $\begin{aligned} \$t1 &= 0011\ 1100\ 0000\ 0000_2 \\ \$t2 &= 0000\ 1101\ 0000\ 0000_2 \end{aligned}$
- **and** \$t0, \$t1, \$t2
 $\begin{aligned} \$t0 &= 0000\ 1100\ 0000\ 0000_2 \end{aligned}$
- **or** \$t0, \$t1, \$t2
 $\begin{aligned} \$t0 &= 0011\ 1101\ 0000\ 0000_2 \end{aligned}$
- **nor** \$t0, \$t1, \$zero
 $\begin{aligned} \$t0 &= 1100\ 0011\ 1111\ 1111_2 \end{aligned}$
- **andi**: and with an immediate operand
- **ori**: or with an immediate operand

shift

- Move all the bits in a word to the left or right
- Filling the emptied bits with 0s
- Example

0000 0000 0000 0000 0000 0000 0000 1001 = 9_{10}

shift left ($<<$) by 4

0000 0000 0000 0000 0000 0000 1001 0000 = 144_{10}

shifting left by k bits gives the same result as multiplying by 2^k

MIPS shift instructions:

sll ('shift left logical'), **srl** ('shift right logical')

- Example

sll \$t2, \$s0, 4 **# reg \$s0 << 4 bits**

What Have We Learned So Far about MIPS ISA?

29

Three types of instructions: arithmetic, logical, data transfer

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1, \$s2, \$s3	$\$s1 = \$s2 + \$s3$	3 operands
	subtract	sub \$s1, \$s2, \$s3	$\$s1 = \$s2 - \$s3$	3 operands
	add immediate	addi \$s1, \$s2, 100	$\$s1 = \$s2 + 100$	2 operands, 1 constant
Logical	and	and \$s1, \$s2, \$s3	$\$s1 = \$s2 \& \$s3$	3 operands, bit-by-bit and
	or	or \$s1, \$s2, \$s3	$\$s1 = \$s2 \$s3$	3 operands, bit-by-bit or
	nor	nor \$s1, \$s2, \$s3	$\$s1 = \sim(\$s2 \$s3)$	3 operands, bit-by-bit or
	and immediate	andi \$s1, \$s2, 100	$\$s1 = \$s2 \& 100$	2 operands, 1 constant, bit-by-bit
	or immediate	ori \$s1, \$s2, 100	$\$s1 = \$s2 100$	2 operands, 1 constant, bit-by-bit
	shift left logical	sll \$s1, \$s2, 10	$\$s1 = \$s2 << 10$	Shift left by constant
	shift right logical	srl \$s1, \$s2, 10	$\$s1 = \$s2 >> 10$	Shift right by constant
Data transfer	load word	lw \$s1, 100(\$s2)	$\$s1 = \text{memory}[\$s2+100]$	Word from mem to reg
	store word	sw \$s1, 100(\$s2)	$\text{Memory}[\$s2+100] = \$s1$	Word from reg to mem

- **How can I declare an array / a variable in a MIPS program?**
- **How can I obtain the starting address of an array?**
- **How does the program run?**

```
#####  
# - We need to declare "variables" & "Arrays" used in the program in a  
# data segment.  
# - The compiler recognize .data as the beginning of data segment  
.data  
h: .word 1 2 3 4 # h is an array of size 4, each element is a word (32 bit)  
s: .word 5  
  
# The 3 lines below let the system know the program begins here  
.text  
.globl __start  
__start:  
  
# Write your program code here  
la $s0, h # Obtain starting address of array h, s0 = x (a constant)  
lw $s1,8($s0) # $s1 = content in memory address x + 8 = 3 = h[2]  
  
la $s2, s  
lw $s3, -12($s2) # $s2 = content of address of s -12 = ?  
sub $s3, $s3, $s1 # Q1: Guess what is the value of $s3 ?  
sw $s3, 0($s0) # Q2: How are the values of array h changed ?
```

- When the program is about to run, the data (variables, arrays) declared will be fed into memory consecutively

h: .word 1 2 3 4 # h is an array of size 4

s: .word 5

	Address	Value	Array element
h →	X -th byte	1	h[0]
	X+4 -th byte	2	h[1]
	X+8 -th byte	3	h[2]
	X+12 -th byte	4	h[3]
s →	X+16 -th byte	5	

- h & s** are called “labels”, they can be viewed as the bookmarks of the program
- When **la \$s0, h** is executed, the address (in byte) referenced by **h** will be assigned to register **\$s0**
- e.g. if **X = 10000**, then **\$s0 = 10000**. This means the values of the array **h** store between the **10000th** and **10015th** byte of the memory

2. Implement MIPS Instructions

How does the computer “see” the instructions?

- ❑ Machine language or machine code; represented as binary numbers
 - Numeric data are kept in computer as a series of **high** & **low** electronic signals – **base 2** or **binary** numbers
 - A binary digit, or **bit**, is the basic unit of digital computing


What is the **format** of the machine code?

- ❑ All MIPS instructions are **32-bit long**, broken up into a number of fields


- ❑ Example:

add \$t0, \$s1, \$s2

- Decimal representation:



- Binary representation:



- All MIPS instructions have **fixed length**, but different instructions may have **different formats**
- Three types of instruction formats in MIPS
 - R-type or R-format for register
 - I-type or I-format for immediate
 - J-type or J-format for immediate
- Each format is assigned a **distinct set of values** for the **1st field**
 - Hardware can interpret the instruction just by examining this field
 - This field is so-called **opcode**
- Using multiple formats complicates hardware design, but complexity can be reduced by keeping the formats similar (will see in next slides)

R-type or R-format



□ Instruction fields: (6 fields)

- **op**: basic operation of instruction, traditionally called **opcode**
- **rs**: first register source operand
- **rt**: second register source operand
- **rd**: register destination operand, which gets result of operation
- **shamt**: shift amount (number of positions to shift)
- **funct**: function code selecting the specific variant of the opcode

I-type or I-format

op	rs	rt	const or address
6 bits	5 bits	5 bits	16 bits

□ Instruction fields:

- **op**: as before
- **rs**: base register
- **rt**: register **source** operand (for **sw**)
or destination operand (for **lw**)
- **address**: 16-bit address offset from the starting address
 - needed for data transfer instructions
 - 5-bit field in the R-format is too small for specifying the offset for reasonably sized arrays.

Design Principle #4

Good design demands good compromises

- ❑ Ways to encode instructions:
 - **Variable** length *or* **fixed** length
- ❑ How to choose?
 - Use **variable length** to optimize code size (i.e. to save storage)
 - Use **fixed length** to optimize performance and reduce complexity
- ❑ Compromise MIPS chose is to keep all instructions the same length
 - **Why?**
 - Hardware to **fetch & decode** an instruction is simpler and faster

MIPS Instruction Encoding

Instruction	Type	op	rs	rt	rd	shamt	funct	const/address
add	R	0	reg	reg	reg	0	32_{10}	-
sub	R	0	reg	reg	reg	0	34_{10}	-
and	R	0	reg	reg	reg	0	36_{10}	-
or	R	0	reg	reg	reg	0	37_{10}	-
sll	R	0	0	reg	reg	constant	0	-
srl	R	0	0	reg	reg	constant	2_{10}	-
addi	I	8_{10}	reg	reg	-	-		constant
lw	I	35_{10}	reg	reg	-	-		address
sw	I	43_{10}	reg	reg	-	-		address

- **reg**: a register number between 0 and 31
- **const/address**: a constant or a 16-bit address (offset)

- e.g. both **add** and **sub** have the same value in **op** field but different values (32 for **add**; 34 for **sub**) in the **funct** field.

- Not by alphabet, but by **number!**

Symbolic name	Register number	Usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

Notes:

- register 1, called \$at, is reserved for the assembler
- register 26-27, called \$k0-\$k1, are reserved for the operating system

□ Description:

- Suppose **\$t1** stores the base address of array **A** and **\$s2** is associated with **h**, the following C assignment statement

```
A[300] = h + A[300];
```

is compiled into

```
lw $t0, 1200($t1) # $t0 gets A[300]
add $t0, $s2, $t0   # $t0 gets h + A[300]
sw $t0, 1200($t1) # A[300] gets h + A[300]
```

□ Problem to solve:

- What is the MIPS machine code for these three instructions?

lw \$t0, 1200(\$t1)

add \$t0, \$s2, \$t0

sw \$t0, 1200(\$t1)

□ Decimal representation:

op	rs	rt	rd	address /shamt	funct	
35	9	8	1200			
0	18	8	8	0	32	
43	9	8	1200			

□ Binary representation:

100011	01001	01000	0000	0100	1011	0000
000000	10010	01000	01000	00000	100000	
101011	01001	01000	0000	0100	1011	0000

Unsigned arithmetic

- ❑ addu \$d, \$s, \$t
- ❑ subu \$d, \$s, \$t

Load/store a byte

- ❑ lb \$t, offset(\$s)
- ❑ sb \$t, offset(\$s)

Logical operation


- ❑ xor \$d, \$s, \$t # \$d = \$s ^ \$t
- ❑ xori \$t, \$s, imm # \$t = \$s ^ imm

Shift left/right logical variable

- ❑ sllv \$d, \$t, \$s # \$d = \$t << \$s
- ❑ sriv \$d, \$t, \$s # \$d = \$t >> \$s

❑ Today's computers are built on two key principles

- **Instructions** are represented as **numbers**.
- **Programs** can be stored in **memory** to be read or written, just like **numeric data**.



3. More MIPS Instructions

What distinguishes a computer from a simple calculator is its ability to make decisions based on input data or values obtained during the computation

- In high-level programming languages, decision-making instruction:
 - **if** statement
- In MIPS, decision-making instructions (or **conditional branches**):
 - **beq** ('branch if equal'):
 - e.g. **beq reg1, reg2, L1**
 - go to statement labeled **L1** if **reg1** and **reg2** have the same value
 - **bne** ('branch if not equal'):
 - e.g. **bne reg1, reg2, L1**
 - go to statement labeled **L1** if **reg1** and **reg2** do not have the same value

- In the following C code segment, **f**, **g**, **h**, **i**, and **j** are variables:

```
if (i == j) goto L1;  
f = g + h;  
L1: f = f - i;
```

Assuming that the five variables **f** through **j** correspond to five registers **\$s0** through **\$s4**, what is the compiled MIPS code?

- Answer:

```
beq $s3, $s4, L1      # go to L1 if i==j  
add $s0, $s1, $s2      # f = g + h (skipped if i==j)  
L1: sub $s0, $s0, $s3    # f = f - i (always executed)
```

Notes:

L1 corresponds to the address of the **sub** instruction.

- ❑ Compilers frequently create branches and labels where they do not appear in the programming language.

```
if (i != j) f = g + h;  
f = f - i;
```

this code is another way to implement the previous example **without using label L1**

- ❑ Avoiding the burden of writing explicit labels and branches is one benefit of writing in high-level programming languages and is one of the reasons why coding is faster at that level.
- ❑ Besides conditional branches, we also have **unconditional jumps**:
 - **j** ('jump'):
 - e.g. **j L1**
 - always go to statement labeled **L1**

- Assume, as before, that the five variables **f** through **j** correspond to registers **\$s0** through **\$s4**. What is the compiled MIPS code for this?

```
if (i == j)
    f = g + h;
else if (i == g)
    f = g - h;
else
    f = g + j
```

- Answer:

```
bne $s3, $s4, ElseIf      #if(i!=j) goto Elseif
add $s0, $s1, $s2
j Exit
ElseIf:bne $s3, $s1, Else      #if(i!=j) goto Else
sub $s0, $s1, $s2
j Exit
Else: add $s0, $s1, $s4
Exit:
```

- Another Solution:

```
beq $s3, $s4, if_match
beq $s3, $s1, elseif_match
j else_match

if_match:
add $s0, $s1, $s2
j exit

elseif_match:
sub $s0, $s1, $s2
j exit

else_match:
add $s0, $s1, $s4

exit:
```

- Although this solution is longer, it is more similar to C++ version & looks closer to a switch-case statement
- Could be easier to debug if you need to check for more conditions

- Decisions are important both for
 - choosing between two alternatives—found in **if** statement
 - iterating a computation—found in **loops**
- In **loops**, decisions are needed to determine **when to stop looping**
- Commonly used loop constructs in high-level programming languages
 - **while**
 - **for**

- Here is a traditional loop in C:

```
while (save[i] == k)    i += 1;
```



Assume that **i** and **k** correspond to registers **\$s3** and **\$s5** and the base of the array **save** is in **\$s6**. What is the MIPS assembly code corresponding to this C Segment?

- Answer:

Loop:	sll \$t1, \$s3, 2	# Temp reg \$t1 = 4 * i
	add \$t1, \$t1, \$s6	# \$t1 = address of save[i]
	lw \$t0, 0(\$t1)	# Temp reg \$t0 = save[i]
	bne \$t0, \$s5, Exit	# go to Exit if save[i] != k
	addi \$s3, \$s3, 1	# i = i + 1
	j Loop	

Exit:

- A **basic block** is a sequence of instructions without **branches** and **branch targets** (except possibly at the end and at the beginning)



- One of the first early phases of compilation is breaking the program into basic blocks.

Example of Basic Blocks

54

□ #1

```
Loop: sll $t1, $s3, 2
      add $t1, $t1, $s6
      lw   $t0, 0($t1)
      bne $t0, $s5, Exit
      add $s3, $s3, 1
      j    Loop
```

Exit:

□ #2

```
bne $s3, $s4, ElsIf
      add $s0, $s1, $s2
      j    Exit
ElsIf: bne $s3, $s1, Else
      sub $s0, $s1, $s2
      j    Exit
Else:  add $s0, $s1, $s4
Exit:
```

- Besides testing for equality or inequality, it is often useful to see if a variable is **less than** another variable.
 - e.g., exit from a loop when the array index is less than a variable
- **slt** ('set on less than'):
 - **slt reg1, reg2, reg3**
 - register **reg1** is set to 1 if the value in **reg2** is less than the value in **reg3**; otherwise, register **reg1** is set to 0
- **slti** ('set on less than immediate')
 - **slti \$t0, \$s2, 10** # \$t0=1 if \$s2 < 10

- MIPS compilers use **beq**, **bne**, **slt**, **slti** and the fixed value of 0 (always available by reading register **\$zero**) to create all comparison operations:
 - **equal**
 - **not equal**
 - **less than**
 - **less than or equal**
 - **greater than**
 - **greater than or equal**

- Give the MIPS code that tests if variable **a** (corresponding to register **\$s0**) is less than variable **b** (register **\$s1**) and then branch to label **L** if the condition holds.

- **Answer:**

```
slt $t0, $s0, $s1    # $t0 gets 1 if $s0 < $s1  
bne $t0, $zero, L    # go to L if $t0 != 0
```

- **Remark:**

- Instead of providing a separate ‘branch if less than’ instruction which will complicate the instruction set, the MIPS architecture chooses to do this operation using two faster MIPS instructions – similar for other conditional branches.

Branch on greater than or equal to zero

bgez \$s, label # if ($\$s \geq 0$)

Branch on greater than zero

bgtz \$s, label # if ($\$s > 0$)

Branch on less than or equal to zero

blez \$s, label # if ($\$s \leq 0$)

Branch on less than zero

bltz \$s, label # if ($\$s < 0$)

- Another **unconditional** jump instruction:
 - **jr** ('jump register'):
 - e.g. **jr reg**
 - jump to address specified in register **reg**
- It is usually used for **procedure call** and **case/switch statement**

- Consider the program below: What are the values stored in **Array1** after the program is executed? (**It depends on where 'jr' goes**)

```
.data  
Array1: .word 4 8 12 16 20
```

```
.text  
.globl __start  
__start:
```

```
la $t0, Array1  
lw $t1, 4($t0)  
lw $t2, 8($t0)  
la $s0, Label1  
add $s0, $s0, $t1  

```

i) What are the values of t1 & t2 ?

ii) If the instruction add \$t1, \$t1, \$t1 stores at address 10000, what is the value of s0 & what jr \$s0 does ?

```
Label1:  
add $t1, $t1, $t1  
add $t1, $t2, $t2  
sw $t1, 12($t0)
```

Store at address 10000

iii) Where is this instruction stored ?

Array1: .word 4 8 12 16 20

```
la $t0, Array1
lw $t1, 4($t0)
lw $t2, 8($t0)
```

i) So, t1 = 8, t2 = 12

```
la $s0, Label1
add $s0, $s0, $t1
jr $s0
```

Array1 →

Address	Value	Array element
t0	4	Array1[0]
t0+4	8	Array1[1]
t0+8	12	Array1[2]
t0+12	16	Array1[3]
t0+16	20	Array1[4]

ii) s0 = 10000 after la \$s0, Label1 is executed.

Hence, the next instruction to be run after jr \$s0
is stored at $10000 + 8 = 10008^{\text{th}}$ byte of the memory

Label1:

```
add $t1, $t1, $t1
add $t1, $t2, $t2
sw $t1, 12($t0)
```

Label1 →

Address	Instruction
10000	add \$t1, \$t1, \$t1
10004	add \$t1, \$t1, \$t2
10008	sw \$t1, 12(\$t0)

iii) All MIPS instructions are fixed as 4 bytes long. So,
sw \$t1, 12(\$t0) should be executed after jr \$s0
(2 instructions skipped). Array1[3] = t1 = 8 at the end

4. Dealing with “Procedure”

- **Procedures** (also called **subroutines**) are necessary in any programming language
- They allow better structuring of programs
- Thus we need mechanisms that allow to **jump** to the procedure and to **return** from it

```
k = 0;  
switch (k) {  
    case 0 : f = max(i,j);  
              i = i + j;  
              break;  
    case 1: f = max(g,h);  
              i = i + j;  
              break;  
}
```

```
int      max(int k, int l)  
if (k <= 1)  
    return 1;  
else  
    return k;
```

- Necessary steps for executing a procedure:
 1. Place the **parameters** in place where the procedure can get them
 2. **Transfer control** to the procedure
 3. Acquire the **storage resources** needed for the procedure
 4. Perform the desired task
 5. Place the **result value** in a place where the caller can access it
 6. **Return control** to the point of origin, since a procedure can be called from several points in a program

- Registers for procedure calling:

- \$a0-\$a3: four **argument registers** for passing parameters
- \$v0-\$v1: two **value registers** for returning values
- \$ra: one **return address register** for returning to the point of origin

- **Program counter** (PC) or **instruction address register**:

- Register that holds address of the current instruction being executed
- It is updated after executing the current instruction
 - How?
 - $PC = PC + 4$ or $PC = \text{branch target address}$

- **jal** ('jump and link'):
 - **jal ProcedureAddress**
 - Two things happen at the same time
 1. First, it **save the address of the following instruction** (i.e., PC + 4 as return address) to register **\$ra**
 2. Then, **jump** to address specified by **ProcedureAddress**

- **jr** ('jump register'):
 - **jr register**
 - An unconditional jump to the address specified in a register
 - Can be used to **return** from a procedure
 - How?
jr \$ra (jumps to the address stored in register **\$ra**)

□ The calling program (**caller**)

- Passing parameters:
 - Puts the parameter values in **\$a0 - \$a3**
 - Invokes **jal X** to jump to procedure X

□ Procedure X (**callee**)

- Performs the calculations
- To return the results, place the results in **\$v0 - \$v1**
- Returns control to the caller using **jr \$ra**
- Caller picks up the result from **\$v0 - \$v1**

Example

68

```
12    instruction1  
16    instruction2  
20  jal max  
24    instruction3
```

What gets done here is
 $\$ra = PC + 4 = 20 + 4 = 24$
 $PC = \text{addr}(\text{max}) = 60$

```
max: 60  
64    instruction5  
68    instruction6  
72    instruction7  
76    jr $31    instruction8
```

It means “jr \$ra”

Problem with Nested Procedures

69

```
12    instruction1  
16    instruction2  
20    jal max  
24    instruction3
```

What gets done here is

$$\begin{aligned}\$ra &= \text{PC} + 4 = 20 + 4 = 24 \\ \text{PC} &= \text{addr(max)} = 60\end{aligned}$$

```
max: 60    instruction5  
64    instruction6  
68    jal proc  
72    instruction8  
76    jr $31
```

What if we replace instruction 7 by another procedure call, say **jal proc?**

$$\begin{aligned}\$ra &= 72 \\ \text{PC} &= \text{addr(proc)} = 80\end{aligned}$$

```
Proc: 80    instruction20  
84    instruction21  
88    jr $31
```

Oops! $\$ra = 72!!!!$
Can't return to line 24

- Since **procedures** are like small programs themselves, they may **need to use the registers**, and they **may also call other procedures** (nested calls)
 - If we don't **save** some of the values stored in the registers, they will be wiped each time we call a new procedure
 - e.g. **\$ra** was wiped out in previous example in `max()`, and we have no way to return from nested procedure calls
- In MIPS, we need to save the registers by ourselves (some other ISAs would do it on your behalf)
 - The perfect place for this is called a **stack**
 - a memory accessible only from the top (Last In First Out, LIFO)
 - placing things on the stack is called **push**
 - removing them is called **pop**
 - **push** and **pop** are simply **storing** and **loading** words to and from a specific location in the memory pointed to by **the stack pointer \$sp** which always points to top of the stack

Using Stack to Deal with Nested Procedure

71

```
12    instruction1  
16    instruction2  
20    jal max  
24    instruction3
```

```
max: 60  push  
64    instruction6  
68    jal proc  
72    pop  
76    jr $31
```

```
Proc: 80  push  
84    instruction21  
88    pop  
92    jr $31
```


```
addi $sp, $sp, -4  
sw    $ra, 0($sp)
```

\$ra

\$SP 1200

Stack

```
lw $ra, 0($sp)  
addi $sp, $sp, 4
```




```
addi $sp, $sp, -4  
sw    $ra, 0($sp)
```

```
lw $ra, 0($sp)  
addi $sp, $sp, 4
```

\$sp → 7fff fffc hex

\$gp → 1000 8000 hex
1000 0000 hex

pc → 0040 0000 hex



stack

For data structures that grow and shrink (e.g., linked lists) **heap**
For constant and other static variables
static data segment
Home of MIPS machine code, or
text segment

Heap operation:

- malloc()** allocate space on the heap and returns a pointer to it
- free()** releases space on the stack to which the pointer points

□ MIPS operands:

- 32 registers (32 bits each)
- 2^{30} memory word locations (32 bits each)

□ MIPS instructions:

- Arithmetic: **add**, **sub**, **addi**
- Data transfer: **lw**, **sw**
- Logical: **and**, **or**, **nor**, **andi**, **ori**, **sll**, **srl**
- Conditional branch: **beq**, **bne**, **slt**
- Unconditional jump: **j**, **jr**, **jal**

□ MIPS instruction formats:

- R-format, I-format, **J-format** (used by **j** and **jal**; to be explained later)

MIPS Register Conventions

74

Name	Register number	Usage	Preserved on call?
\$zero	0	constant value 0	n.a.
\$at	1	reserved for assembler	n.a.
\$v0-\$v1	2-3	values for results and expression evaluation	no
\$a0-\$a3	4-7	arguments	no
\$t0-\$t7	8-15	temporaries	no
\$s0-\$s7	16-23	saved temporaries	yes
\$t8-\$t9	24-25	more temporaries	no
\$k0-\$k1	26-27	reserved for operating system kernel	n.a.
\$gp	28	pointer to global area	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return address	yes

Preserved on call means, the value of those registers should remain the same before and after the procedure is called

If any of those registers are modified inside the procedure, you should put them into stack before the procedure is actually executed

- Most computers use **8-bit (bytes)** to represent characters
 - **ASCII:** American Standard Code for Information Interchange
 - Example:

ASCII value	Character	ASCII value	Character	ASCII value	Character	ASCII value	Character	ASCII value	Character
48	0	49	1	65	A	66	B	90	Z
97	a	98	b	32	Space	35	#	42	*

- Notice that character “a” and “A” are assigned with different values!
- Operation with byte: **lb** (load byte), **sb** (store byte)
 - Example
 - lb \$t0, 0(\$sp)** # Read byte from source
 - sb \$s0, 0(\$gp)** # Write byte to destination

- **Characters are normally combined into strings**

- **How to represent a string?** Three choices are:
 1. First position of a string is reserved to give the length of a string
 2. An accompanying variable has the length of the string (as in a structure)
 3. The last position of a string is indicated by a character used to mark the end of a string
 - “C” uses the 3rd choice
 - “C” terminates a string with a byte whose value is **0** (**null** in ASCII)
 - Example
the string '**C**a**l**' → ASCII **67,97,108,0**

- Procedure **strcpy()** in “C” language
 - copies string **y** to string **x** using the null byte termination convention

```
void strcpy (char x[], char y[])
{
    int i;

    i = 0;
    while ((x[i] = y[i]) != '\0') /* copy & test byte */
        i += 1;
}
```

strcpy:

```

addi $sp, $sp, -4
sw   $s0, 0($sp)
add $s0, $zero, $zero

```

L1:

```

add $t1, $s0, $a1
lb   $t2, 0($t1)
add $t3, $s0, $a0
sb   $t2, 0($t3)
beq $t2, $zero, L2
addi $s0, $s0, 1
j    L1

```

L2:

```

lw   $s0, 0($sp)
addi $sp, $sp, 4
jr $ra

```

adjust stack for 1 more item
save \$s0
$i = 0 + 0$

address of $y[i]$ in \$t1
$t2 = y[i]$
address of $x[i]$ in \$t3
$x[i] = t2$
if $y[i] == 0$, go to L2
$i = i + 1$
go to L1
$y[i] == 0$: end of string;
restore old \$s0
pop 1 word off the stack
return

don't have to multiply i by 4 since x and y are arrays of bytes, not of words

- ❑ Constants are frequently short and fit into 16-bit field
- ❑ But sometimes they are bigger than 16 bits, e.g. 32-bit constant

Problem:

- ❑ With instruction learned so far, we cannot set registers' upper 16bits!

Solution:

- ❑ **lui** ("load upper immediate")
 - e.g. **lui reg, constant**
 - set the upper 16 bits of register **reg** to the **16-bit value specified in constant**
 - **Set the lower 16 bits of register reg to zeros**
 - note that **constant** should not greater than 2^{16}



Example: Loading a 32-bit Constant

80

- How to load the 32-bit constant below into register \$s0?

0000 0000 0011 1101 0000 1001 0000 0000₂ (0x003D0900)

- Solution: (assuming the initial value in \$s0 is 0)

`lui $s0, 61` # $61_{10} = 0000\ 0000\ 0011\ 1101_2$

value of \$s0 becomes 0000 0000 0011 1101 0000 0000 0000 0000₂

`ori $s0, $s0, 2304` # $2304_{10} = 0000\ 1001\ 0000\ 0000_2$

now, we get the value desired into the register

5. Addressing Modes

- We have seen, so far three addressing modes of MIPS:
 1. **Immediate addressing**: provides fast access of small **constants**
e.g. `addi $t0, $t0, 1023`
 2. **Register addressing**: the operand is available in a register
e.g. `add $t0, $t0, $t1`
 3. **Base addressing**: the operand is the sum of a (**base**) register and a **displacement**
e.g. `lw $t0, 1024($t1)`
- MIPS architecture provides two more ways of addressing

J-type or J-format

op	address
6 bits	26 bits

- Also called pseudodirect addressing; the simplest addressing mode
- Used by instructions such as **j** ('jump') and **jal** ('jump and link')
 - e.g. **j L1 # go to instruction labeled L1**
- **26-bit word address**, corresponding to a **28-bit byte address**, is concatenated with the **4 upper bits of the PC** to form a **32-bit byte branch target address** that corresponds to label **L1**

Example: **j 10000 # go to 'location' 10000**

2	10000
---	-------

Because,

- ❑ All MIPS instructions are **4** bytes long

So,

- ❑ A branch target or offset can refer to **number of words** instead of number of bytes
 - ⇒ essentially **stretch the maximum possible branching distance by 4x**

Questions:

- ❑ What is the range a 'j' and 'jal' can jump to?
 - Within 256MB
- ❑ What if we want to jump beyond 256MB?

Stretching the Maximum Possible Distance

85

0x0 0000000	
...	
0x0 FFFFFFFF	
0x1 0000000	
...	
0x1 FFFFFFFF	
0x2 0000000	J L1
...	
0x2 FFFFFFFF	L1: ...
...	
0x7 0000000	
...	
0x7 FFFFFFFF	

Stretching the Maximum Possible Distance

86

0x0 0000000	
...	
0x0 FFFFFFFF	
0x1 0000000	J L1
...	
0x1 FFFFFFFF	
0x2 0000000	L1: ...
...	
0x2 FFFFFFFF	
...	
0x7 0000000	
...	
0x7 FFFFFFFF	

What if the Jump target is more than 256 MB away?

We know that

- ❑ Conditional branch instructions (e.g., **beq**, **bne**) use I-format
- ❑ I-format can only specify 16-bit addresses

How to branch?

- ❑ PC-relative addressing
 - A branch offset is added to (PC+4) to obtain address to branch to
 - Branch offset is described in number of words. Why?
 - Branching within 2^{15} words before or after the current instruction is possible
 - This is good enough since conditional branches tend to branch to a **nearby instruction**

Notes:

While an instruction is being executed, the PC always points to the current instruction, i.e., address of current instruction

Example: Branch Offset in Machine Language

88

- Traditional loop in "C":

```
while (save[i] == k)  
    i +=1 ;
```

- Assume \$s3 → i, \$s6 → save, \$s5 → k, loop start at memory location 80000
- MIPS assembly code

Loop: ←

```
sll  $t1, $s3, 2  
add $t1, $t1, $s6  
lw   $t0, 0($t1)  
bne $t0, $s5, Exit  
addi $s3, $s3, 1  
j    Loop
```

80000	0	0	19	9	2	0
80004	0	9	22	9	0	32
80008	35	9	8		0	
80012	5	8	21		2	
80016	8	19	19			1
80020	2			20000		
80024					

Exit: ←

- From 16-bit word address to 26-bit word address:

- replace this

beq \$s0, \$s1, L1 # L1 = 16-bit address

- with this

bne \$s0, \$s1, L2 # L2 = 16-bit address

j L1 # L1 = 26-bit address

L2:

Attention:

The tradeoff is longer program execution time

- i.e. need to execute two instructions rather than just one

1. Immediate addressing

- The operand is a constant within the instruction itself

2. Register addressing

- The operand is a register

3. Base addressing or displacement addressing

- The operand is at the memory location with address
 $= (\text{register}) + \text{constant}$

4. PC-relative addressing

- The address is $= (\text{PC}) + 4 + \text{constant}$


5. Pseudodirect addressing

- The jump address is a constant in the instruction concatenated with the upper 4 bits of the PC


Summary of MIPS Addressing Modes (cont'd)

91


1. Immediate addressing




2. Register addressing




3. Base addressing



4. PC-relative addressing



5. Pseudodirect addressing



□ MIPS operands:

- 32 registers (32 bits each)
- 2^{30} memory word locations (32 bits each)

□ MIPS instructions:

- Arithmetic: **add**, **sub**, **addi**
- Data transfer: **lw**, **sw**, **lb**, **sb**, **lui**
 - **lb** and **sb** are similar to **lw** and **sw**, but for transferring bytes instead of words
- Conditional branch: **beq**, **bne**, **slt**, **slti**
- Unconditional jump: **j**, **jr**, **jal**

□ MIPS instruction formats:

- R-format, I-format, J-format

6. Other Issues

- MIPS is an example of **RISC**
 - **Reduced Instruction Set Computer**
 - Each instruction does one simple thing
 - Most existing processors are RISC since it is more promising

- Another approach is **CISC**
 - **Complex Instruction Set Computer**
 - One instruction may do multiple things, e.g. Intel's instruction set

	RISC	CISC
Number of instructions in a program	(-) more	(+) less
Time to execute the program	(+) usually less	(-) usually more
Hardware design	(+) simple	(-) complex

(+) means advantage, (-) means disadvantage

Comparing RISC and CISC in Details

95

RISC	CISC
Through quantitative measurements, choose only the most useful instructions and addressing modes.	Choose instructions and addressing modes that make the translation of high-level languages to assembly language simpler.
With few instructions and addressing modes, we can directly execute them in hardware.	Since we can have many instructions and addressing modes, we need a microcode (or microprogrammed control) to execute them in hardware.
A lot of chip space can be left for a large number of registers and cache memory.	We can have only few registers and small cache memory.
Compilers are more difficult to write.	Compilers are easier to write.
Assembly language programs are more difficult to write.	Assembly language programs are easier to write.

Pseudoinstructions

- ❑ Assembly language instructions that do not have corresponding machine instructions (i.e., they need not be implemented directly in hardware)

Why Pseudoinstructions?

- ❑ Their appearance in assembly language **simplifies** programming and translation, giving MIPS a richer set of assembly language instructions than those implemented by the hardware.

Cost of supporting Pesudoinstructions

- ❑ The only cost is reserving one register, **\$at**, for use by the assembler

□ **move**:

- **move \$t0, \$t1** # \$t0 gets value of \$t1
- The assembler converts this pseudoinstruction into the machine language equivalent of the following instruction:
add \$t0, \$zero, \$t1 # \$t0 gets 0 + value of \$t1

□ Others:

- **blt** ('branch on less than')
- **ble** ('branch on less than or equal')
- **bgt** ('branch on greater than')
- **bge** ('branch on greater than or equal')

- The **stored-program concept** underlies today's digital computers
- An **instruction** specifies an **operation** and its corresponding **operand(s)**
- All MIPS instructions are 32 bits in length
 - To simplify the instruction set architecture
 - But, **multiple instruction formats** are supported
- **Registers** are fast temporary storage inside the processor
- Four design principles for ISA
 - Simplicity favors regularity
 - Smaller is faster
 - Make common case fast
 - Good design demands good compromises

- Program counter is a special register
 - Pointing to the current instruction to be fetched and executed
- Branch/jump instructions often require branch address calculation
- MIPS supports different addressing modes
 1. Register
 2. Displacement
 3. Immediate
 4. PC-relative
 5. Pseudodirect
- Pseudoinstructions extend the MIPS instruction set
 - To facilitate program development
- RISC and CISC are two very different design philosophies