ECE 391 Exam 1 Review Session - Fall 2018

Brought to you by the 391 Course Staff and HKN

Slides will be posted on the HKN website

https://hkn.illinois.edu/service/ ← Find the slides here!

Keep in mind - TA's can help too https://courses.grainger.illinois.edu/ece391/sp2020/ <- Office hours schedule and practice exams here

DISCLAIMER

There is A LOT (like a LOT) of information that can be tested for on the exam, and by the nature of the course you never really know what you'll be tested on. We're basing this review session to help you guys with the material that will most likely be on the exam, but there is a large possibility that there you will be tested on material we do not cover. Please be advised that you should still go over material on your own, and go to office hours to get TAs to help you.

x86 - Brief Overview (Reference sheet is included on the exam)


- \$LABEL literal value, LABEL memory address
 - o leal LABEL, %edx == movl \$LABEL, %edx
- Can't have more than one memory access per instruction
- Memory is stored little-endian
- Comparisons
 - signed: jl (lower), jg (greater)
 - o unsigned: jb (below), ja (above)
 - cmpl %esi, %edi; jge LABEL
 - Performs the (signed) comparison %edi ≥ %esi

```
(%ebp),%al
                                                     # AL ← M[EBP]
                               -4(%esp),%al
                                                     # AL ← M[ESP - 4]
                               (%ebx,%edx),%al
                                                    # AL ← M[EBX + EDX]
                         movb 13(%ecx, %ebp), %al
                                                    # AL ← M[ECX + EBP + 13]
                         movb (,%ecx,4),%al
                                                     # AL ← M[ECX * 4]
                         movb -6(,%edx,2),%al
                                                    # AL ← M[EDX * 2 - 6]
                         movb (%esi, %eax, 2), %al
                         movb 24(%eax, %esi, 8), %al # AL ← M[EAX + ESI * 8 + 24]
                               100,%al
                               label,%al
                                                     # AL ← M[label]
                         movb
                         movb label+10,%al
                                                     # AL ← M[label+10]
                         movb 10(label).%al
                                                     # NOT LEGAL!
                         movb label(%eax),%al
                                                     # AL ← M[EAX + label]
below
          CF is set
                         movb 7 * 6 + label (%edx), %al # AL ← M(EDX + label + 421
below or
         CF or ZF
                         movw $label.%eax
                                                     # EAX ← label
           is set
                         movw $label+10,%eax
                                                     # EAX ← label+10
          ZF is set
equal
                         movw $label(%eax).%eax
                                                    # NOT LEGAL!
          SF = OF
less
less or
          (SF = OF) or
                         call printf
                                                     # (push EIP), EIP ← printf
 egual
           ZF is set
                         call *%eax
                                                     # (push EIP), EIP ← EAX
          OF is set
overflow
                         call *(%eax)
                                                     # (push EIP), EIP ← M[EAX]
          PF is set
                         call *fptr
                                                    # (push EIP), EIP ← M[fptr]
           (even parity)
                                                    # (push EIP), EIP ←
                         call *10(%eax,%edx,2)
           SF is set
          (negative)
```

Conditional branch sense is inverted by inserting an "N" after initial "J," e.g., JNB. Preferred forms in table below are those used by debugger in disassembly. Table use: after a comparison such as

```
cmp %ebx,%esi # set flags based on (ESI - EBX)
```


choose the operator to place between ESI and EBX, based on the data type. For example, if ESI and EBX hold unsigned values, and the branch should be taken if ESI \leq EBX, use either JBE or JNA. For branches other than JE/ JNE based on instructions other than CMP, check the branch conditions above instead.



x86/C Calling Conventions

- Caller save registers EAX, ECX, EDX
- Callee save registers EBX, ESI, EDI
- call vs jump:
 - \circ jump \rightarrow jmp LABEL
 - o call → pushl %eip; jmp LABEL
- enter-pushl %ebp; movl %esp, %ebp
 - "creates" the stack frame
- leave movl %ebp, %esp; popl %ebp
 - "tears down" the stack frame
- ret popl %eip
- Push arguments from right to left


function(arg1, arg2, arg3):



^{*}We'll go over a translation question later

Synchronization Part 1

- Sharing data structures between program and interrupt handlers
 - Linked list example



Synchronization Part Dos

```
volatile int ready = 0;
while(!ready);
```

Synchronization Part III

- Critical sections → code that runs without being interrupted
 - For single processor machines, use the interrupt flag to accomplish this (drawbacks to using this)
- For multiprocessors, we need more:

- Introducing...the SPIN LOCK
 - spin_lock → doesn't push the flags to the stack before entering critical section
 - spin_lock_irqsave → pushes the flags before entering critical section
 - Both however clear the IF flag (why?)

Synchronization Part IV

- Semaphores
 - Up/Down operations
 - Process goes to sleep giving other processes access to the CPU
 - Can be used to protect longer critical sections
- Mutex
 - Similar to a semaphore, except only the thread that locked it can unlock
- Reader/Writer Spinlocks
 - Can cause writer starvation
- Reader/Writer Semaphores
 - Helps prevent starvation

Interrupts, Exceptions, System Calls, and Tables!

type	generated by	example	asynchronous	unexpected
interrupt	external device	packet arrived at network card	yes	yes
exception	invalid opcode or operand	divide by zero	no	yes
system call/trap	deliberate, via INT instruction	print character to console	no	no

These guys interrupt the regular flow of a program, and are used to:

- Deal with something that requires urgent attention now (interrupt). This can usually be masked if we don't wanna (or can't) deal with that stuff.
- Tell us what to do when unexpected bad stuff happens (exception)
- Let the kernel, higher-privileged code, execute some instruction or carry out some task for us that we can't do ourselves (system call/trap)

Every time we get an interrupt, exception, or system call, we jump to a 256-entry vector table called the Interrupt Descriptor Table (IDT) to handle them. You can find the table in lecture slides/notes.

- Entries in the table from 0x00-0x1F are reserved and defined by Intel, more later in course
- Single entry (0x80) for all system calls. Privilege and stuff matters here, more later in course


Programmable Interrupt Controller

Useful for handling multiple interrupts from different devices, can't just stick all the interrupts onto a single bus and expect that to work. The PIC allows us to prioritize, mask, and individually address different interrupts that get raised.

- Each PIC handles 8 interrupts, but they can be configured in a master-slave configuration (with one master, and up to 8 other slaves) to handle up to 64 different interrupts. Next slides will go more in-depth
- After the processor (our point of view) receives an interrupt from the PIC, it calls ack(nowledge) function to acknowledge receipt and masks all lower-priority interrupts, immediately sends an End-Of-Interrupt (EOI), then calls end function when done handling the interrupt to unmask lower-priority interrupts.
 - This lets interrupts continue to build up in a queue so we can handle them later.


PIC Functionality

- Memory mapped to two ports
 - Command port (e.g. 0x20)
 - Data port (MUST be Command Port + 1)
- CPU PIC Signals
 - INTR Activated by the PIC upon interrupt
 - INTA Pulsed by the CPU whenever
 - D Bidirectional communication between CPU and PIC
 - Used in programming the PIC, sending EOI, etc.
- PIC Specific Signals
 - A Distinguishes Command/Data port on PIC
 - Can be directly mapped to ADDR[0] (why?)
 - CS Determines whether the given PIC should be active
 - Checks if ADDR[31:1] == PORT[31:1]
- Priority: IR0, IR1, IR2, ..., IR7



PIC Cascading (i.e. Master/Slave configuration)

- Two Level Hierarchy
- SP Decides whether a PIC is master or slave
 - 1 = Master, 0 = Slave
- CAS How master PIC decides the slave
 - Width is determined by number of slaves the PIC can support (basically the number of IR lines)



- Given this info, why must it be a two-level hierarchy?
- If a slave is attached, put all its priorities on the level where it's connected
 - o e.g. slave on IR3, the total hierarchy is M0, M1, M2, **S0, S1, S2,..., S7**, M4, ..., M7

PIC Initialization (1/2)

5 Key steps

Lock and save flags (context) so you can initialize properly

Mask interrupts to the PIC so you don't get disturbed while initializing

Initialize PIC

Unmask interrupts

Unlock and restore flags

PIC Initialization (2/2)

How to actually initialize PIC? All you need to do is send 4 control words!

But what do they mean?

CONTROL WORD 1: Put PIC in initialization MODE (after this it expects the next 3 control words to come to it on a particular port)

CONTROL WORD 2: Tell PIC the start of IDT mapping

CONTROL WORD 3: Master: bitmap of slaves; Slave: input pin on master

CONTROL WORD 4: Some EOI stuff

More About Interrupts!

Interrupt Chaining:

- Don't you wish you could handle multiple things when you get an interrupt, well now you can!
 - With interrupt chaining, multiple handlers can be triggered by one interrupt
 - Several ways to do this, but generally doesn't happen to often in practice.

Soft Interrupts (tasklets):

- It's not good to take too much time in a hardware interrupt handler-other interrupts may need to do things too! That's what software interrupts are for
 - Software interrupts operate at priority level between regular programs and hardware interrupts, so hardware interrupts can generate a software interrupt to handle more time-intensive tasks, allowing other hardware interrupts to interrupt the software interrupts

Anything else??

Example Problem 1

This was a PS2 from a past exam

There is are two research laboratories (Lab A and Lab B) which can be occupied by both students and professors; however, the following rules must be satisfied:

- Students and professors may not occupy the same lab at any given time. To comply with fire
 hazard regulations, the maximum capacity of each lab is 6 people. However, there is NO limit
 on the number of students or professors that are waiting in line.
- At most one student or professor may enter a lab when an _enter function is called.
- Both students and professors will always try to enter Lab A first. If it is not available, then
 the person will try to enter Lab B. If both labs are unavailable, the person should wait.
- Professors have higher priority than students when entering BOTH Lab A and Lab B. For
 example, suppose Lab A is occupied by students, then in this case another student may enter
 only if there are NO professors waiting. Otherwise the student must wait (students already in
 the lab do not have to leave immediately). Note that condition 1 still applies and professors
 may only enter Lab A once the last student leaves. The same applies for Lab B.
- The _exit function will remove one professor or student from either lab.
- For either lab, priority does not need to be enforced among students or professors (ie. if student 1 arrives before student 2, student 1 does not necessarily need to enter the lab before student 2).

You are to implement a thread safe synchronization library to enforce the lab occupancy policy described above.

You may use only **ONE** spinlock in your design, and no other synchronization primitives may be used.

As these functions will be part of a thread safe library, they may be called simultaneously

Write the code for enter and exit of students/professors. A skeleton has been provided for you.

Struct Definition

```
typedef struct ps_enter_exit_lock {
spinlock_t lock;
  volatile unsigned int p_in_A;
  volatile unsigned int p_in_B;
  volatile unsigned int s_in_A;
  volatile unsigned int s_in_B;
  volatile unsigned int p_waiting;
  volatile unsigned int s_waiting;
}
```

Description:

- 1 ock spinlock used to synchronize accesses
- p_in_A count of professors in lab A
- p_in_B count of professors in lab B
- s in A count of students in lab A
- s in B count of students in lab B
- p_waiting count of professors waiting in line
- s_waiting count of students waiting in line

Note: Has to be volatile because of multithreading.

```
int professor_enter(ps_lock* ps) {
                                                          Null Check
 bool in_wait_line = false;
                                                          Grab the lock. This ensures only we are
 unsigned int flags;
 if(ps == NULL) return -1;
                                                          modifying the variables and no one else.
 while(1) {
                                                          First, attempt to enter lab A. Check if there
   spin_lock_irqsave(ps->lock, flags);
   if (ps->s_in_A == 0 \&\& ps->p_in_A < 6) {
                                                          is room. If so, enter.
     ps->p_in_A++;
     ps->p_waiting = ps->p_waiting==0 ? 0 : ps->p_waiting-1;
                                                          If no room in lab A, attempt to enter lab B. If
     spin_unlock_irgrestore(ps->lock, flags);
     break:
                                                          there is room, enter.
   else if(ps->s_in_B == 0 && p_in_B < 6) {
     ps->p_in_B++;
                                                          If the professor was not able to enter any of
     ps->p_waiting = ps->p_waiting==0 ? 0:ps->p_waiting-1;
     spin_unlock_irgrestore(ps->lock, flags);
                                                          the labs, increment the wait counter
     break:
     else {
     if(!in_wait_line) {
       p_waiting ++;
                                                          Regardless of what happens, UNLOCK
       in_wait_line=true;
                                                          THE LOCK AT THE BOTTOM OF THE
   spin unlock irgrestore(ps->lock, flags):
                                                          LOOP
 return 0:
```

```
int professor_exit(ps_lock* ps) {
    unsigned int flags;
                                                        Null Check.
    if(ps == NULL) return -1;
    spin_lock_irqsave(ps->lock,flags);
                                                        Grab Lock.
    if(ps->p_in_A > 0){
        ps->p_in_A --;
                                                        Try exit a professor from lab A
    } else if (ps->p_in_B > 0) {
        ps->p_in_B--;
                                                        If not possible, try exit a professor from lab B
    } else {
        spin_unlock_irqrestore(ps->lock, flags);
                                                        If still not possible, release the lock and give up
        return -1;
                                                        Release the lock and exit
    spin_unlock_irgrestore(ps->lock, flags);
    return 0;
```

```
int student_enter(ps_lock* ps) {
   unsigned int flags;
                                                                   Almost identical to professor_enter
   if(ps == NULL) return -1;
   bool in_wait_line = false;
   while(1){
                                                                   Additional check: do not enter the lab when
       spin_lock_irqsave(ps->lock, flags);
       if (ps->p_in_A+ps->p_waiting==0 && ps->s_in_A<6) {
                                                                   there are professors waiting
           ps->s_in_A++;
           ps->s_waiting = ps->s_waiting==0 ?
                0 : ps->s_waiting-1;
            spin_unlock_irqrestore(ps->lock, flags);
           break:
       } else if (ps->p_in_B+ps->p_waiting==0 && s_in_B<6) {</pre>
           ps->s_in_B++;
           ps->s_waiting = ps->s_waiting==0 ?
               0:ps->s_waiting-1;
           spin_unlock_irgrestore(ps->lock, flags);
           break;
       } else {
           if(!in_wait_line) {
                s_waiting ++;
                in_wait_line=true;
       spin_unlock_irgrestore(ps->lock, flags);
```

```
Identical to professor_exit
int student_exit(ps_lock * ps) {
    unsigned int flags;
    if(ps == NULL) return -1;
    spin_lock_irqsave(ps->lock, flags);
    if (ps->s_in_A > 0) {
        ps->s_in_A--;
    } else if (ps->s_in_B >0) {
        ps->s_in_B--;
    } else {
        spin_unlock_irqrestore(ps->lock, flags);
        return -1;
```

spin_unlock_irqrestore(ps->lock, flags);

return 0;

Example Problem 2 (PS1 #3) - Convert x86 to C

```
[...]
.GLOBAL calculate
calculate:
                                 op3:
    puShl %ebp
                                     mov1 $0, %eax
    mov1 %eSp, %ebp
                                 1p:
    puShl %ebx
                                     cmpl %eSi, %ebx
    puShl %eSi
                                     ile done
    puShl %edi
                                     addl %ebx, %eax
    mov1 8 (%ebp), %ecx
                                     8b1 $−1, %ebx
    mov1 12 (%ebp), %ebx
                                     jmp 1p
    mov1 16 (%ebp), %eSi
                                 default:
    cmp1 $2, %ecx
                                     mov1 $-1, %eax
    ia default
                                 done:
    jmp *jumptable(, %ecx, 4)
                                     popl %edi
op1:
                                     popl %eSi
    mov1 %ebx, %eax
                                     pop1 %ebx
    imull %eSi, %eax
                                     1eave
    jmp done
                                     ret
op2:
                                 iumptable:
    cmp1 $0, %eSi
                                     .long op1, op2, op3
    je default
    mov1 $0, %edx
    mov1 %ebx, %eax
    idivl %eSi
    imp done
```

This was a previous PS3 problem

```
.GLOBAL calculate
                            int calculate (uint32 t operation, int arg1, int arg2) {
                                                                                              Setup stack frame
calculate:
                                int retVal;
                                                                                              Save callee-save registers
   push1 %ebp
                                // [...]
                                                                                              Load parameters into
   mov1 %esp, %ebp
                                return retVal;
   pushl %ebx
                                                                                              registers
   pushl %esi
                                                                                              (ecx <-- operation)
   pushl %edi
   mov1 8 (%ebp), %ecx
                                                                                              (ebx <-- arg1)
   mov1 12 (%ebp), %ebx
                                                                                              (esi <-- arg2)
   mov1 16 (%ebp), %esi
                                                                                              //[...]
   // [...]
   popl %edi
                                                                                              Load callee-save registers
   pop1 %esi
                                                                                              Teardown stack frame
   pop1 %ebx
   1eave
   ret
                                                                                              The jumptable
cmp1 $2, %ecx
                           switch (operation) {
   ia default
                               case 0:
                                                                                              represents a case and
   jmp *jumptable(,%ecx, 4)
                                    // [...]
op1:
                                                                                              switch construct
                                    break;
   // [...]
                               case 1:
   jmp done
op2:
                                    // [...]
   // [...]
                                    break;
   jmp done
                               case 2:
op3:
                                   // [...]
   // [...]
                                    break:
   jmp done
                               default:
default:
   mov1 $-1, %eax
                                   retVal = -1:
done:
                                    break:
jumptable: .long op1, op2, op3
```

```
op1:
                         case 0:
   mov1 %ebx, %eax
                             retVal = arg1 * arg2;
   imull %esi, %eax
                             break;
   jmp done
                         case 1:
op2:
                             if(arg2 == 0) \{ retVa1 = -1; \}
   cmp1 $0, %esi
                             else{ retVal = arg1 / arg2; }
   je default
                             break;
   mov1 $0, %edx
                         case 2:
   mov1 %ebx, %eax
                             retVal = 0;
   idivl %esi
   jmp done
                             while (arg1 > arg2) {
op3:
                                 retVal += arg1;
   mov1 $0, %eax
                                 arg1 = 1;
1p:
   cmpl %esi, %ebx
                             break;
   jle done
   addl %ebx, %eax
```

sub1 \$-1, %ebx

jmp 1p

Fairly self
explanatory, just
determine the higher
level operation being
performed in the
assembly code and
find the C equivalent

All Together Now:

```
int calculate (uint32 t operation, int arg1, int arg2) {
    int retVal;
    Switch (operation) {
        caSe 0:
            retVal = arg1 * arg2;
            break:
        caSe 1:
            if(arg2 == 0) \{ retVa1 = -1; \}
            else{ retVal = arg1 / arg2; }
            break:
        caSe 2:
           retVal = 0:
            while(arg1 > arg2) {
                retVal += argl;
                arg1 = 1:
            break:
        default:
           retVal = -1;
            break;
    return retVal;
```

Converting x86 to C can seem daunting given how verbose x86 is, but as long as you break down the code into smaller sections and convert the sections one at a time it's not that bad!

Exam Questions!

• What questions do YOU have?