ECE 391 Midterm 1 Spring 2020

Saturday, February 22, 2020 1:31 PM







ECE 391 Exam 1 Review Session - Fall 2018 2029

Brought to you by the 391 Course Staff and HKN

Slides will be posted on the HKN website

 $\underline{\text{https://hkn.illinois.edu/service/}} \leftarrow \text{Find the slides here!}$


Keep in mind - TΛ' s can help too

https://courses.grainger.illinois.edu/ecc391/sp2020/ <- Office hours schedule and practice exams here

DISCLAIMER


> There is A LOT (like a LOT) of information that can be tested for on the exam, and by the nature of the course you never really know what you'll be tested on. We're basing this review session to help you guys with the material that will most likely be on the exam, but there is a large possibility that there you will be tested on material we do not cover. Please be advised that you should still go over material on your own, and go to office hours to get TAs to help you.

x86 - Brief Overview (Reference sheet is included on the exam)




Synchronization Part 1

- Sharing data structures between program and interrupt handlers
 - Linked list example



Synchronization Part Dos



Synchronization Part III

Critical sections → code that runs without being interrupted

For single processor machines, use the interrupt flag to accomplish this (drawbacks to using


For multiprocessors, we need more:

An lede ing() spin lock doesn't push the flags to the stack before entering critical section

spin_lock_irqsave → pushes the flags before entering critical section

- Both however clear the IF flag (why?)

in case inturupl ares the protected variable, we never want race conditions or deadlocks



Synchronization Part IV

Semaphores

- Semaphores expusive to lock, but will Up/Down operations save processly cycles leng-term
- Process goes to sleep giving other processes access to the CPU
- Can be used to protect longer critical sections

standard semaphore implementation

- Similar to a semaphore, except only the thread that locked it can unlock
- Reader/Writer Spinlocks
 - Can cause writer starvation always printite readers, too many readers

 Reader/Writer Semaphores = no time by writes
- Reader/Writer Semaphores
 - Helps prevent starvation has mechanisms to detect stamation

spinlocks & chap to lash but still has processor yells

Interrupts, Exceptions, System Calls, and Tables!

type	generated by	example	asynchronous	unexpected
interrupt exception system call/trap	external device invalid opcode or operand deliberate, via INT instruction	packet arrived at network card divide by zero print character to console	yes no no	yes yes

These guys interrupt the regular flow of a program, and are used to:

- Deal with something that requires urgent attention now (interrupt). This can usually be masked if we don't wanna (or can't) deal with that stuff. Area by Lewice
- Tell us what to do when unexpected bad stuff happens (exception) last with efforts to one processor in case of Let the kernel, higher-privileged code, execute some instruction or carry out some task for us that fallure we can't do ourselves (system call/trap) requested by user for privileged operations (eg. opening a device file y time we get an interrupt, exception, or system call, we jump to a 256-entry vector table called the

Every time we get an interrupt, exception, or system call, we jump to a 256-entry vector table called the Interrupt Descriptor Table (IDT) to handle them. You can find the table in lecture slides/notes.

- Entries in the table from 0x00-0x1F are reserved and defined by Intel, more later in course
- Single entry (0x80) for all system calls. Privilege and stuff matters here, more later in course

specific syscall chosen differently (through register)

rogrammable Interrupt Controller

Useful for handling multiple interrupts from different devices, can't just stick all the interrupts onto a single bus and expect that to work. The PIC allows us to prioritize, mask, and individually address different interrupts that get raised.

- Each PIC handles 8 interrupts, but they can be configured in a master-slave configuration (with one master, and up to 8 other slaves) to handle up to 64 different interrupts. Next slides will go more 8 slave PCF Cone on each line) = 8x9 =64 Rhos in-depth
- After the processor (our point of view) receives an interrupt from the PIC, it calls ack(nowledge)

> function to acknowledge receipt and masks all lower-priority interrupts, immediately sends an End-Of-Interrupt (EOI), then calls end function when done handling the interrupt to unmask lower-priority interrupts. much send EDI to anoth permanent mashing of

- This lets interrupts continue to build up in a queue so we can handle them later. pranty interrupts

INTR

INTA

processor

PIC Functionality

Memory mapped to two ports

Command port (e.g. 0x20) x21

Data port (MUST be Command Port + 1)

CPU - PIC Signals

INTR - Activated by the PIC upon interrupt

INTA - Pulsed by the CPU whenever (ack)

D - Bidirectional communication between CPU and PIC

Used in programming the PIC, sending EOI, etc.

PIC Specific Signals


add port it LSB=0 A - Distinguishes Command/Data port on PIC daya port if LSB = 1

■ Can be directly mapped to ADDR[0] (why?)

CS - Determines whether the given PIC should be active

Checks if ADDR[31:1] == PORT[31:1]

Priority: IR0, IR1, IR2, ..., IR7



,30 = DOII 0000

PIC Cascading (i.e. Master/Slave configuration)


- Two Level Hierarchy
- SP Decides whether a PIC is master or slave

0 1 = Master. 0 = Slave

CAS - How master PIC decides

CAS = s(age PIC ing line # the slave

Width is determined by number of slaves the PIC can support (basically the number of IR lines)



INTA

RD

GND

- Given this info, why must it be a two-level hierarchy?
- If a slave is attached, put all its priorities on the level where it's connected
 - e.g. slave on IR3, the total hierarchy is M0, M1, M2, $\mathbf{S0}$, $\mathbf{S1}$, $\mathbf{S2}$, ..., $\mathbf{S7}$, M4, ..., M7

replace M2, higher priority than IRQ; M4-7

PIC Initialization (1/2)

5 Key steps

Lock and save flags (context) so you can initialize properly

can at receive
2 interrupt before
2 pc is initialized

Mask interrupts to the PIC so you don't get disturbed while initializing

Initialize PIC

Unmask interrupts

Unlock and restore flags

PIC Initialization (2/2)

How to actually initialize PIC? All you need to do is send 4 control words!

But what do they mean?

CONTROL WORD 1: Put PIC in initialization MODE (after this it expects the next 3 control words to come to it on a particular port)


CONTROL WORD 2: Tell PIC the start of IDT mapping

CONTROL WORD 3: Master: bitmap of slaves; Slave: input pin on master

CONTROL WORD 4: Some EOI stuff

More About Interrupts!

Interrupt Chaining:



- well now you can!
 - With interrupt chaining, multiple handlers can be triggered by one interrupt
 - Several ways to do this, but generally doesn't happen to often in practice.

Soft Interrupts (tasklets):

- It's not good to take too much time in a hardware interrupt handler-other interrupts may need to do things too! That's what software interrupts are for
 - Software interrupts operate at priority level between regular programs and hardware interrupts, so hardware interrupts can generate a software interrupt to handle more time-intensive tasks, allowing other hardware interrupts to interrupt the software interrupts required but low priority pasks can be scheduled for later

Anything else??

Example Problem 1

This was a PS2 from a

past exam

There is are two research laboratories (Lab A and Lab B) which can be occupied by both students and professors; however, the following rules must be satisfied:

- . Students and professors may not occupy the same lab at any given time. To comply with fire hazard regulations, the maximum capacity of each lab is 6 people. However, there is NO limit on the number of students or professors that are waiting in line.
- At most one student or professor may enter a lab when an _enter function is called.
- . Both students and professors will always try to enter Lab A first. If it is not available, then the person will try to enter Lab B. If both labs are unavailable, the person should wait.
- Professors have higher priority than students when entering BOTII Lab A and Lab B. For example, suppose Lab A is occupied by students, then in this case another student may enter only if there are NO professors waiting. Otherwise the student must wait (students already in the lab do not have to leave immediately). Note that condition 1 still applies and professors may only enter Lab A once the last student leaves. The same applies for Lab B.
- . The .exit function will remove one professor or student from either lab
- · For either lab, priority does not need to be enforced among students or professors (ie. if student 1 arrives before student 2, student 1 does not necessarily need to enter the lab before student 2).

You are to implement a thread safe synchronization library to enforce the lab occupancy policy described above.

You may use only ONE spinlock in your design, and no other synchronization primitives may be

As these functions will be part of a thread safe library, they may be called simultaneously

Write the code for enter and exit of students/professors. A skeleton has been provided for you.

Struct Definition

```
typedef struct ps_enter_exit_lock {
 spinlock_t lock; or sphlock_t & lock
   volatile unsigned int p_in_A;
   volatile unsigned int p_in_B;
   volatile unsigned int s_in_A;
   volatile unsigned int s in B;
   volatile unsigned int p_waiting;
   volatile unsigned int s_waiting;
} ps_lock;
If spinlock is defined as pointer,
```

```
can be passed as ps -> lock
otherwise, must be referenced
   as & lock)
⇒ lock() and unlock() expect a pointer/address
```

Description:

- lock spinlock used to synchronize accesses
- p in A count of professors in lab A
- p in B count of professors in lab B
- s in A count of students in lab A
- s_in_B count of students in lab B
- p_waiting count of professors waiting in line
- s waiting count of students waiting in line

Note: Has to be volatile because of multithreading.

```
int professor_enter(ps_lock* ps) {
                                                           Null Check
 bool in_wait_line = false;
                                                           Grab the lock. This ensures only we are
 unsigned int flags;
 if(ps == NULL) return -1;
                                                           modifying the variables and no one else.
 while(1) {
   spin_lock_irqsave(ps->lock, flags);
                                                           First, attempt to enter lab A. Check if there
   if (ps->s_in_A == 0 && ps->p_in_A < 6) {
                                                           is room. If so, enter. must check sounds and students in lab
     ps->p_in_A++;
     ps->p_waiting = ps->p_waiting==0 ? 0 : ps->p_waiting-1;
                                                           If no room in lab A, attempt to enter lab B. If
     spin_unlock_irqrestore(ps->lock, flags);
     break;
                                                           there is room, enter. repeat for Cab B
   } else if(ps->s_in_B == 0 && p_in_B < 6) {
     ps->p_in B++:
                                                           If the professor was not able to enter any of
     ps->p_waiting = ps->p_waiting==0 ? 0:ps->p_waiting-1;
                                                           the labs, increment the wait counter half / acangid by soundards = make them

Regardless of what happens, UNLOCK wait
     spin_unlock_irqrestore(ps->lock, flags);
     break:
   } else {
    if(!in_wait_line) {
     p_waiting ++;
     in_wait_line=true;
                                                           THE LOCK AT THE BOTTOM OF THE
   spin unlock irgrestore(ps->lock, flags):
                                                           LOOP sale aption, make sure no
 }
                                                            Luction bayets to release Call
 return 0:
int professor_exit(ps_lock* ps) {
    unsigned int flags;
                                                            Null Check.
    if(ps == NULL) return -1;
    spin_lock_irqsave(ps->lock,flags);
                                                             Grab Lock.
    if(ps->p_in_A > 0){
        ps->p_in_A --;
                                                            Try exit a professor from lab A
    } else if (ps->p_in_B > 0) {
        ps->p_in_B--;
                                                            If not possible, try exit a professor from lab B
    } else {
         spin_unlock_irqrestore(ps->lock, flags);
                                                            If still not possible, release the lock and give up
         return -1;
                                                            Release the lock and exit
    spin_unlock_irqrestore(ps->lock, flags);
    return 0;
                                                      Make sure stypolessars doesn't
}
                                                              drop to -1, must consider
                                                               the count bounds (and 6)
 int student_enter(ps_lock* ps) {
    unsigned int flags;
                                                              Almost identical to professor_enter
    if(ps == NULL) return -1;
    bool in_wait_line = false;
     while(1){
                                                              Additional check: do not enter the lab when
        spin_lock_irqsave(ps->lock, flags);
        if (ps->p_in_A+ps->p_waiting==0 && ps->s_in_A<6) {
                                                              there are professors waiting
            ps->s_in_A++;
                                                              extra condition; must yield lab privily to professors
            ps->s_waiting = ps->s_waiting==0 ?
               0 : ps->s_waiting-1;
            spin_unlock_irqrestore(ps->lock, flags);
            break;
        } else if (ps->p_in_B+ps->p_waiting==0 && s_in_B<6) {
                                                              => check if no professors
            ps->s_in_B++;
            ps->s_waiting = ps->s_waiting==0 ?
                                                                       wouthing before entering as student
               0:ps->s_waiting-1;
            spin_unlock_irqrestore(ps->lock, flags);
            break:
        } else {
            if(!in_wait_line) {
               s_waiting ++;
               in_wait_line=true;
```

```
spin_unlock_irqrestore(ps->lock, flags);
   }
}
```

```
Identical to professor_exit
int student_exit(ps_lock * ps) {
   unsigned int flags;
   if(ps == NULL) return -1;
   spin_lock_irqsave(ps->lock, flags);
   if (ps->s_in_A > 0) {
       ps->s_in_A--;
   } else if (ps->s_in_B >0) {
       ps->s_in_B--;
   } else {
       spin_unlock_irqrestore(ps->lock, flags);
   }
   return 0;
}
```

Example Problem 2: C to +86

All Together Now:

```
int calculate(uint32 t operation, int arg1, int arg2) {
    int retVal;
    Switch (operation) {
       case 0:
           retVal = arg1 * arg2;
           break;
        ca$e 1:
           if(arg2 == 0) { retVal = -1; }
            else{ retVal = arg1 / arg2; }
           break;
        caSe 2:
           retVal = 0;
            while(argl > arg2) {
               retVal += argl;
               arg1 -= 1;
           break;
        default:
            retVal = -1:
           break;
    return retVal;
```

Converting x86 to C can seem daunting given how verbose x86 is, but as long as you break down the code into smaller sections and convert the sections one at a time it's not that bad!

Exam

```
.GLOBAL calcul
calculate:
    puShl %ebp
    movl %eSp.
    puShl %ebx
    puShl %eSi
    puShl %edi
    mov1 8 (%eb
    mov1.12(%e
    mov1 16 (%e
    empl $2, %
    ja default
    jmp *jumpt
opl:
    movl %ebx.
    imull %eSi
    jmp done
op2:
    empl $0, %
    je default
    movl $0, %
    movl %ebx,
    idiv1 %eSi
    jmp done
```

```
.GLOBAL calculate
                          int calculate(uint32_t operation, int arg1, int arg2) {
                                                                                        Setup stack frame
calculate:
                              int retVal;
                                                                                        Save callee-save registers
   push1 %ebp
                                 [...]
                                                                                        Load parameters into
   movl %esp, %ebp
                              return rétVal;
   pushl %ebx
                                                                                        registers
   pushl %esi
                                                                                        (ecx <-- operation)
   pu≤hl %edi
                                                                                        (ebx <-- arg1)
   mov1 8 (%ebp), %ecx
                                                          Gionp table.
   mov1 12(%ebp), %ebx
                                                                                        (esi <-- arg2)
   movl 16(%ebp), %esi
                                                                                       //[...]
   popl %edi
                                                                                        Load callee-save registers
   popl %esi
                                                                                       Teardown stack frame
   pop1 %ebx
   leave
   ret
                                                                                       The jumptable
cmol $2. %ecx
                         switch (operation) {
                                                         smart way
   ia default
                             case 0:
                                                                                       represents a case and
   jmp *jumptable(,%ecx,4)
                                 // [...]
                                                      to implement company switch construct
                                 break:
```

```
OneNote
                                                                      and and and the last
                                case 1:
       jmp done
                                                           if-erre statements
   op2;
                                    // [...]
      .
// [...]
                                    break;
                                                 Instead, make an array of tunction pointers and jump to the appropriate
      jmp done
                                case 2:
                                    break;
       jmp done
   default:
movl 8-1, %eax
                                default:
                                    retVal = -1;
   done:
                                    break;
   // [...
   jumptable: .long op1, op2, op3
                                                                       hendren address
ebr e angl, esi = angl
                                                                                 Fairly self
   op1:
                                 retVal = arg1 * arg2;
                                                                                 explanatory, just
       imull %esi, %eax
                                 break;
       jmp done
                                                                                 determine the higher
                             case 1:
                                 if(arg2 == 0) { retVa1 = -1; }
       cmpl $0, %esi
                                                                                 level operation being
                                 else{ retVal = arg1 / arg2; }
       je default 🗢
                                 break;
       movl $0, %edx
                                                                                 performed in the
                             case 2:
       movl %ebx, %eax
                                                                                 assembly code and
                                 retVal = 0;
       idivl %esi
                                 while(arg1 > arg2) {
       jmp done
                                                                                 find the Cequivalent
   op3:
                                     retVal += arg1;
      movl $0, %eax
                                     arg1 -= 1;
   lp:
       cmpl %eSi, %ebx
                                 break;
       jle done
       addl %ebx, %eax
       subl $-1, %ebx
                                 > eax <--1
```

return

All Together Now:

jmp 1p

```
int calculate(uint32 t operation, int arg1, int arg2) {
                                                                       Converting x86 to C can seem daunting given
   Switch (operation) ( // jump table / if elge (5)
                                                                       how verbose x86 is, but as long as you break
                                                                       down the code into smaller sections and convert
           retval = arg1 * arg2; // and 1 -> speation the section the section the section if (arg2 == 0) { retVal = -1; } // angl and imp if fine break; break; // divide operation
                                                                       the sections one at a time it's not that bad!
            retVal = 0;
               retval += argl: // loop with jmp and coupl to check while and thom argl -= 1;
            while(argl > arg2) {
        default:
                            return -1
           retVal = -1;
    return retVal;
```

Exam Questions!

· What questions do YOU have?