



EECS 370 - Lecture 10

FSM and Single-Cycle Datapath

Me: Mom, can I have  ?

Mom: No we have  at home



Announcements

- Project 2 posted
 - First part due next Thursday
- First exam 2 weeks from today
 - Covers up through next week's lectures ("Multi-cycle" is last topic)
 - Recommend reviewing earlier material now
 - Rework through previous lab problems
 - Sample exams available on website

Agenda


- **FSM Implementation**
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR

Finite State Machines

- So far we can do two things with gates:
 1. Combinational Logic: implement Boolean expressions
 - Adder, MUX, Decoder, logical operations etc
 2. Sequential Logic: store state
 - Latch, Flip-Flops
- How do we combine them to do something interesting?
 - Let's take a look at implementing the logic needed for a vending machine
 - Discrete states needed: remember how much money was input
 - Store sequentially
 - Transitions between states: money inserted, drink selected, etc
 - Calculate combinatorially or with a control ROM (*more on this later*)

Input and Output

- Inputs:
 - Coin trigger
 - Refund button
 - 10 drink selectors
 - 10 pressure sensors
 - Detect if there are still drinks left
- Outputs:
 - 10 drink release latches
 - Coin refund latch



Operation of Machine

- Accepts quarters only
- All drinks are \$0.75
- Once we get the money, a drink can be selected
- If they want a refund, release any coins inserted
- No free drinks!
- No stealing money.




Building the controller




- Finite State Machine
 - An abstract model describing how the machine should behave under a fixed set of circumstances (i.e. finite states)
 - Remember how many coins have been put in the machine and what inputs are acceptable
- Read-Only Memory (ROM)
 - A cheaper way of implementing combinational logic
 - Define the outputs and state transitions
- Custom combinational circuits
 - Reduce the size (and therefore cost) of the controller

Finite State Machines

- A Finite State Machine (FSM) consists of:
 - K states: $S = \{s_1, s_2, \dots, s_k\}$, s_1 is initial state
 - N inputs: $I = \{i_1, i_2, \dots, i_n\}$
 - M outputs: $O = \{o_1, o_2, \dots, o_m\}$
 - Transition function $T(S, I)$ mapping each current state and input to next state
 - Output Function $P(S)$ or $P(S, I)$ specifies output
 - $P(S)$ is a Moore Machine
 - $P(S, I)$ is a Mealy Machine


FSM for Vending Machine



-  Coin trigger
-  Refund button
-  Drink Select



FSM for Vending Machine



Is this a Mealy or Moore Machine?

This is Mealy: Mealy output is based on current state *AND* input

Poll: Mealy or Moore?

Poll: How many flip-flops would we need to remember which state we're in?




Finite State Machines

- Combine combinational logic and sequential logic
- Define a set of "states" that our machine will be in
- "Remember" what state we're in using flip-flops
- Calculate next-state and output logic using combinational logic

Note: This is very similar to Finite State Automata (FSA) from 376, but with a few differences (the input never ends, and the FSM always outputs something)

FSM for Vending Machine




Ran out of
specific drink
selection

Is this a Mealy or Moore Machine?

This is Mealy: Mealy output is based on
current state *AND* input



Implementing an FSM



Implementing an FSM

- Let's see how cheap we can build this vending machine controller!
- [Jameco.com](https://www.jameco.com) sells electronic chips we can use
 - D-Flip-flops: \$3, includes several in one package
- For custom combinational circuits, would need to design and send to a fabrication facility
 - Thousands or millions of dollars!!
 - Alternative?

JAMECO ELECTRONICS | Log In/Register | Track Orders | Cart 0
Serving our customers since 1974
Customer Care 1-800-831-4242

PRODUCTS ▾ MANUFACTURERS ▾ ORDERING ▾ QUOTE REQUEST ▾ WORKSHOP ▾

Product Search: **SEARCH**

Home / ICs & Semiconductors / Logic, TTL / 74 Series

IC 7474 DUAL D TYPE FLIP-FLOP

Jameco Part no.: 50551
Manufacturer: Major Brands
Manufacturer p/n: 7474
HTS code: 8542310000
[Fairchild Semiconductors](#) [59 KB]
[Data Sheet \(current\)](#) [52 KB]
Representative Datasheet, MFG may vary

\$2.95 ea
1,121 In Stock
More Available - 7 weeks

Qty

Add to cart

[+ Add to my favorites](#)

# of units	Price (USD)
1+	\$2.95
10+	\$2.59
100+	\$2.39

[Request a Large Quantity Quote](#)

WARNING: Proposition 65

Category





- Batteries
- Computer Products
- Electronic Kits & Projects
- Electromechanical
- Electronic Design
- Fans & Cooling
- ICs & Semiconductors
- Interconnects
- Optoelectronics & LED/Lighting
- Passive Components
- Power Supplies & Wall Adapters
- Test, Tools & Supplies
- Wire & Cable

NEW PRODUCTS

CLEARANCE - Additional Savings

[View larger image](#)


You may also like:

			
74HCT74 Major Brands	74HC74 Major Brands	74LS74 Major Brands	74189 Major Brands

Implementing Combinational Logic


If I have a truth table:

- I can either implement this using combinational logic:



- ...or I could literally just store the entire truth table in a memory and just "index" it by treating the input as a number!
 - Can be implemented cheaply using "Read Only Memories", or "ROMS"

A	B	C	O
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Agenda

- FSM Implementation
- **ROMs**
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR

ROMs and PROMs

IC 28C256-15 EEPROM 256K-Bit CMOS Parallel



[View larger image](#)

Jameco Part no.: 74843
Manufacturer: [Major Brands](#)
Manufacturer p/n: 28C256-15
HTS code: 8542320050

[Data Sheet \(current\)](#) [116 KB]

[Data Sheet \(current\)](#) [499 KB]

[ST MICRO](#) [62 KB]

[Atmel](#) [371 KB]

[Atmel](#) [67 KB]

Representative Datasheet, MFG may vary

\$12.25 ea

36 In Stock
More Available - 7 weeks

Qty


1

[Add to cart](#)

[+ Add to my favorites](#)

- Read Only Memory (ROM)
 - Array of memory values that are constant
 - Non-volatile (doesn't need constant power to save values)
- Programmable Read Only Memory
 - Array of memory values that can be written exactly once
- Electronically Erasable PROM (EEPROM)
 - Can write to memory, deploy in field
 - Use special hardware to reset bits if need to update
- 256 KBs of EEPROM costs ~\$10 on Jameco
 - Much better than spending thousands on design costs unless we're gonna make **tons** of these


8-entry 4-bit ROM



8-entry 4-bit ROM

Input	Output
000	
001	
010	
011	
100	
101	
110	
111	

This ROM
corresponds to this
truth table




8-entry 4-bit ROM

Poll: What's the formula for size of ROM needed?

Input	Output
000	1001
001	0100
010	0010
011	1001
100	0010
101	0001
110	1000
111	0000

This ROM corresponds to this truth table




Implementing Combinational Logic

- Custom logic
 - Pros:
 - Can optimize the number of gates used
 - Cons:
 - Can be expensive / time consuming to make custom logic circuits
- Lookup table:
 - Pros:
 - Programmable ROMs (Read-Only Memories) are very cheap and can be programmed very quickly
 - Cons:
 - Size requirement grows exponentially with number of inputs (adding one just more bit **doubles** the storage requirements!)

Agenda

- FSM Implementation
- ROMs
- **Making our FSM more efficient**
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR

Controller Design So far



ROM for Vending Machine

Size of ROM is (# of ROM entries * size of each entry)

- # of ROM entries = $2^{\text{input_size}} = 2^{24}$
- Size of each entry = output size = 13 bits


We need 2^{24} entry, 13 bit ROM memories

- **218,103,808 bits of ROM (26 MB)**
- Biggest ROM I could find on Jameco was 4 MB @ \$6
 - Need 7 of these at \$42??
- Let's see if we can do better

Reducing the ROM needed

- Idea: let's do a hybrid between combinational logic and a lookup table
 - Use basic hardware (AND / OR) gates where we can, and a ROM for everything more complicated
 - AND / OR gates are mass producible & cheap!
 - ~\$0.15 each on Jameco

IC 74HC08 QUAD 2-INPUT POSITIVE AND GATE



[View larger image](#)

Jameco Part no.: 45225
Manufacturer: [Major Brands](#)
Manufacturer p/n: 74HC08
HTS code: 8542390000
[Fairchild Semiconductors](#) [83 KB]
[Data Sheet \(current\)](#) [83 KB]
Representative Datasheet, MFG may vary

\$0.49 ea

1,061 In Stock
More Available - 7 weeks

Qty


[Add to cart](#)

[+ Add to my favorites](#)

Reducing the ROM needed

- Observation: overall logic doesn't really need to distinguish between **which** button was pressed
 - That's only relevant for choosing **which** latch is released, but overall logic is the same
- Replace 10 selector inputs and 10 pressure inputs with a **single** bit input (valid drink selected)
 - Use specific drink selection input to specify which drink release latch to activate
 - Only allow trigger if pressure sensor indicates that there is a bottle in that selection. (10 2-bit ANDs)

Putting it all together



Total cost of our controller

- Now:
 - 2 current state bits + 3 input bits (5 bit ROM address)
 - 2 next state bits + 2 control trigger bits (4 bit memory)
 - $2^5 \times 4 = 128$ bit ROM
 - 1-millionth size of our 26 MB ROM 😬
- Total cost on Jameco:
 - Flip-flops to store state: \$3
 - ROM to implement logic: \$3
 - AND/OR gates: \$5
 - **Total: \$11**
- Could probably do a lot cheaper if we buy in bulk


Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- **Single Cycle Processor Design Overview**
- Supporting each instruction
 - ADD / NOR
 - LW / SW
 - BEQ
 - JALR


Single-Cycle Processor Design

- General-Purpose Processor Design
 - Fetch Instructions
 - Decode Instructions
 - Instructions are input to control ROM
 - ROM data controls movement of data
 - Incrementing PC, reading registers, ALU control
 - Clock drives it all
 - Single-cycle datapath: Each instruction completes in one clock cycle

LC2K Datapath Implementation




Building Blocks for the LC2K



Here are the pieces, go build yourself a processor!


Control Building Blocks (1)



Connect one of the inputs to OUT based on the value of select

If (! select)
 OUT = IN1
Else
 OUT = IN2

Control Building Blocks (2)




Decoder activates one of the output lines based on the input

IN	OUT
<u>210</u>	<u>76543210</u>
000	00000001
001	00000010
010	00000100
011	00001000
etc.	

ROM stores preset data in each location

- Give address, get data.

Compute Building Blocks (1)



Perform basic arithmetic functions

$$\text{OUT} = f(\text{IN1}, \text{IN2})$$

$$\text{EQ} = (\text{IN1} == \text{IN2})$$

For LC2K:


f=0 is add

f=1 is nor

For other processors, there are many more functions.

Just adds

Compute Building Blocks (2)



Sign extend (SE) input by replicating the MSB to width of output


$$\text{OUT}(31:0) = \text{SE}(\text{IN}(15:0))$$

$$\text{OUT}(31:16) = \text{IN}(15)$$

$$\text{OUT}(15:0) = \text{IN}(15:0)$$

Useful when compute unit is wider than data

State Building Blocks (1)



Small/fast memory to store temporary values

n entries (LC2 = 8)

r read ports (LC2 = 2)

w write ports (LC2 = 1)


* R_i specifies register number to read

* W specifies register number to write

* D specifies data to write

Poll: How many bits are R_i and W in LC2K?

State Building Blocks (2)




Slower storage structure to hold large amounts of stuff.

Use 2 memories for LC2K


- * Instructions
- * Data
- * 65,536 total words

Recap: LC2K Instruction Formats

- Tells you which bit positions mean what
- R type instructions (add '000', nor '001')




- I type instructions (lw '010', sw '011', beq '100')




Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- **Supporting each instruction**
 - **ADD / NOR**
 - LW / SW
 - BEQ
 - JALR


LC2K Datapath Implementation



Executing an ADD Instruction




Executing an **ADD** Instruction on LC2K Datapath




Executing a NOR Instruction

Poll: Which control bits need to be different from ADD?



Executing **NOR** Instruction on LC2K




Next Time

- Finish up single-cycle and talk about multi-cycle


Agenda

- FSM Implementation
- ROMs
- Making our FSM more efficient
- Single Cycle Processor Design Overview
- Supporting each instruction
 - ADD / NOR
 - **LW / SW**
 - BEQ
 - JALR


Executing a **LW** Instruction



Executing a **LW** Instruction on LC2Kx Datapath



Executing a **SW** Instruction



Executing a **SW** Instruction on LC2Kx Datapath

