\_\_\_\_\_\_ Device utilization summary: Selected Device : 3s1200efg320-4 Number of Slices: 637 out of 8672 7% 370 out of 17344 2% Number of Slice Flip Flops: Number of 4 input LUTs: 1169 out of 17344 Number of IOs: 63 Number of bonded IOBs: 61 out of 250 24% IOB Flip Flops: Number of GCLKs: 1 out of 24 4% Partition Resource Summary: \_\_\_\_\_ No Partitions were found in this design. \_\_\_\_\_\_ \_\_\_\_\_\_ TIMING REPORT NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE. Clock Information: \_\_\_\_\_\_ Clock Signal Clock buffer(FF name) Load ------+-------+ clock TRUF+BUFG 361 arithmetic\_logic\_unit/results<3>\_4\_not0000(arithmetic\_logic\_unit/results<3>\_4\_not00001:0)| NONE(\*)(arithmetic\_logic\_unit/flags\_3\_7)| 10 -----+ (\*) This 1 clock signal(s) are generated by combinatorial logic, and XST is not able to identify which are the primary clock signals. Please use the CLOCK\_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic. INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer\_type constraint in order to insert these buffers to the clock signals to help prevent skew problems. Asynchronous Control Signals Information: -----+ | Buffer(FF name) | Load | Control Signal -----+ 

Timing Summary:
----Speed Grade: -4

Minimum period: 94.509ns (Maximum Frequency: 10.581MHz)

Minimum input arrival time before clock: 15.503ns Maximum output required time after clock: 26.538ns

Maximum combinational path delay: 11.549ns

## Timing Detail:

\_\_\_\_\_

All values displayed in nanoseconds (ns)

\_\_\_\_\_\_

Timing constraint: Default period analysis for Clock 'clock'

Clock period: 94.509ns (frequency: 10.581MHz)

Total number of paths / destination ports: 51048354 / 641

\_\_\_\_\_

Delay: 47.255ns (Levels of Logic = 37)
Source: instruction\_register/IROut\_13 (FF)

Destination: control\_unit/IState\_0 (LATCH)

Source Clock: clock rising Destination Clock: clock falling

LUT3:I2->0

Data Path: instruction\_register/IROut\_13 to control\_unit/IState\_0

2 0.704 0.482

		Gate	Net	
Cell:in->out	fanout	Delay	Delay	Logical Name (Net Name)
FDE:C->Q			1.340	instruction_register/IROut_13
(instruction_register/IROut_13)				
LUT3:I1->O	13	0.704	0.987	control_unit/DOffSelect<0>31
(control_unit/N113)				
LUT4:I3->O	27	0.704	1.296	<pre>control_unit/SelB&lt;4&gt;712 (control_unit/N163)</pre>
LUT3:12->0	6	0.704	0.673	control_unit/SelB<2>84
(control_unit/SelB<2>84)				
LUT4:I3->O	12	0.704	0.996	control_unit/FlagMask_6_mux002411
(control_unit/N154)				
LUT3:12->O	4	0.704	0.591	<pre>control_unit/SelB&lt;0&gt;221 (control_unit/N120)</pre>
LUT4:I3->O	2	0.704	0.451	<pre>control_unit/SelB&lt;1&gt;221 (control_unit/N82)</pre>
LUT4:I3->O	1	0.704	0.424	control_unit/SelB<1>118
(control_unit/SelB<1>118)				
LUT4:I3->O	1	0.704	0.424	control_unit/SelB<1>155
(control_unit/SelB<1>155)				
LUT4:I3->O	1	0.704	0.424	control_unit/SelB<1>186
(control_unit/SelB<1>186)				
LUT4:I3->O	1	0.704	0.424	control_unit/SelB<1>237_SW0 (N362)
LUT4:I3->O	64	0.704	1.272	<pre>control_unit/SelB&lt;1&gt;237 (SelB&lt;1&gt;)</pre>
MUXF5:S->O	1	0.739	0.000	<pre>reg_array/mux8_5_f5 (reg_array/mux8_5_f5)</pre>
MUXF6:I1->O	1	0.521	0.000	<pre>reg_array/mux8_4_f6 (reg_array/mux8_4_f6)</pre>
MUXF7:I1->O	1	0.521	0.000	<pre>reg_array/mux8_3_f7 (reg_array/mux8_3_f7)</pre>
MUXF8:I1->O	2	0.521	0.451	reg_array/mux8_2_f8 (RegB<0>)
LUT4:I3->O	21	0.704	1.132	OperandB<0> (OperandB<0>)
LUT4:I3->O	2	0.704	0.482	arithmetic_logic_unit/tempB_0_mux0002_SW2
(N216)				
LUT3:I2->O	1	0.704	0.455	arithmetic_logic_unit/tempB_0_mux0002
<pre>(arithmetic_logic_unit/tempB&lt;0&gt;)</pre>				
LUT3:I2->O	2	0.704	0.482	
<pre>arithmetic_logic_unit/AddSub/Adders[0].FAx/Cout1 (arithmetic_logic_unit/AddSub/carry&lt;1&gt;)</pre>				
LUT3:I2->O	2	0.704	0.482	
<pre>arithmetic_logic_unit/AddSub/Adders[1].FAx/Cout1 (arithmetic_logic_unit/AddSub/carry&lt;2&gt;)</pre>				