4 Instruction Set Encoding

Table 5 Overall instruction set encoding table.

	Туре	31	30	29	28	27	26	25	24	23	22	21	20	1	19 18		17	16	15	14	13	12	11	10	9	1	3	7	6	5	4	3	2	1	0
Data Processing	REGOP		Co	ond		0	0	1		Opo	ode		s			₹n	1			F	ld						shifter_operand								
Multiply	MULT		Co	ond		0	0	0	0	0	0	Α	s		-	₹d	l			F	ln			F	Rs			1	0	0	1			Rm	
Single Data Swap	SWAP		Co	ond		0	0	0	1	0	В	0	0		ı	₹n	ı			F	Rd		0	0	0	()	1	0	0	1			Rm	
Single Data Transfer	TRANS		Co	ond		0	1	ı	Р	U	В	W	L		ı	₹n	ı			F	Rd								Off	set					
Block Data Transfer	MTRANS		Co	ond		1	0	0	Р	U	s	W	L		I	₹n	l								F	Reg	iste	er Li	st						
Branch	BRANCH		Co	ond		1	0	1	L													Of	fset												
Coprocessor Data Transfer	CODTRANS		Сс	ond		1	1	0	Р	U	N	w	L		!	₹n				С	Rd			С	P#						Of	ffse	t		
Coprocessor Data Operation	COREGOP		Co	ond		1	1	1	0	C	PO	pcod	de		C	R	n			С	Rd			С	P#				СР		0		(CRm	
Coprocessor Register Transfer	CORTRANS		Co	ond		1	1	1	0	С	CP	de	L		C	R	n			F	Rd			С	P#				СР		1		(CRm	
Software Interrupt	SWI		Co	nd		1	1	1	1				•							Iç	nore	d by	pro/	cess	or						•				
		31	30	29	28	27	26	25	24	23	22	21	20		19 18		17	16	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0

Where

 I_{25} = Immediate form of shifter_operand

 L_{24} = Link; Save PC to LR

 $U_{23} = 1$; address = $Rn + offset_12$

= 0; address = Rn - offset_12

 B_{22} = Byte (0 = word)

 $A_{21} = Accumulate$

 $L_{20} = Load (0 = store)$

 S_{20} = Update Condition flags

 P_{24} , W_{21} : Select different modes of operation

4.1 Condition Encoding

All instructions include a 4-bit condition execution code. The instruction is only executed if the condition specified in the instruction agrees with the current value of the status flags.

Table 6 Cond: Condition Encoding

Condition	Mnemonic extension	Meaning	Condition flag state
4'h0	eq	Equal	Z set
4'h1	ne	Not equal	Z clear
4'h2	cs / hs	Carry set / unsigned higher or same	C set
4'h3	cc / lo	Carry clear / unsigned lower	C clear

Condition	Mnemonic extension	Meaning	Condition flag state
4'h4	mi	Minus / negative	N set
4'h5	pl	Plus / positive or zero	N clear
4'h6	vs	Overflow	V set
4'h7	vc	No overflow	V clear
4'h8	hi	Unsigned higher	C set and Z clear
4'h9	Is	Unsigned lower or same	C clear or Z set
4'h10	ge	Signed greater than or equal	N == V
4'h11	It	Signed less than	N != V
4'h12	gt	Signed greater than	Z == 0,N == V
4'h13	le	Signed less than or equal	Z == 1 or N != V
4'h14	al	Always (unconditional)	-
4'h15	-	Invalid condition	-

4.2 Opcode Encoding

Table 7 REGOP: Opcode Encoding

Opcod e	Mnemon ic extensio n	Operation	Action	Flags affected
4'h0	and	Logical AND	Rd := Rn AND shifter_operand	N, Z, C
4'h1	eor	Logical XOR	Rd := Rn XOR shifter_operand	N, Z, C
4'h2	sub	Subtract	Rd := Rn - shifter_operand	N, Z, C, V
4'h3	rsb	Reverse subtract	Rd := shifter_operand - Rn	N, Z, C, V
4'h4	add	Add	Rd := Rn + shifter_operand	N, Z, C, V
4'h5	adc	Add with carry	Rd := Rn + shifter_operand + Carry Flag	N, Z, C, V
4'h6	sbc	Subtract with carry	Rd := Rn - shifter_operand - NOT(Carry Flag)	N, Z, C, V
4'h7	rsc	Reverse subtract with carry	Rd := shifter_operand - Rn - NOT(Carry Flag)	N, Z, C, V
4'h8	tst	Test	Update flags after Rn AND shifter_operand S bit always set	N, Z, C
4'h9	teq	Test equivalence	Update flags after Rn EOR shifter_operand S bit always set	N, Z, C
4'ha	стр	Compare	Update flags after Rn – shifter_operand S bit always set	N, Z, C, V
4'hb	cmn	Compare negated	Update flags after Rn + shifter_operand S bit always set	N, Z, C, V
4'hc	orr	Logical (inclusive) OR	Rd := Rn OR shifter_operand	N, Z, C
4'hd	mov	Move	Rd := shifter_operand (no first operand)	N, Z, C
4'he	bic	Bit clear	Rd := Rn AND NOT(shifter_operand)	N, Z, C
4'hf	mvn	Move NOT	Rd := NOT shifter_operand (no first operand)	N, Z, C

4.3 Shifter Operand Encoding

This section describes the encoding of the shifter operand for register instructions.

Table 8 REGOP: Shifter Operand Encoding

Format	Syntax	25 'l'	11	10	9	8	7	6	5	4	3	2	1	0
32-bit immediate	# <immediate></immediate>	1	е	ncod	e_in	nm				imr	m_8			
Immediate shifts	<rm></rm>	0			5'h()		2'h0		0	0 R		Rm	
	<rm>, Isl #<shift_imm></shift_imm></rm>	0		shift_imm					nift	0		R	m	
	<rm>, lsr #<shift_imm></shift_imm></rm>													
	<rm>, asr #<shift_imm></shift_imm></rm>													
	<rm>, ror #<shift_imm></shift_imm></rm>													
	<rm>, rrx</rm>	0			5'h()		2't	11	0		R	m	
Register Shifts	<rm>, Isl <rs></rs></rm>	0		F	Rs		0	0 Sh		1		R	m	
	<rm>, lsr <rs></rs></rm>													
	<rm>, asr <rs></rs></rm>													
	<rm>, ror <rs></rs></rm>													

4.3.1 Encode immediate value

 Table 9
 REGOP: Encode Immediate Value Encoding

Value	32-bit immediate value
4'h0	{ 24'h0, imm_8[7:0] }
4'h1	{ imm_8[1:0], 24'h0, imm_8[7:2] }
4'h2	{ imm_8[3:0], 24'h0, imm_8[7:4] }
4'h3	{ imm_8[5:0], 24'h0, imm_8[7:6] }
4'h4	{ imm_8[7:0], 24'h0 }
4'h5	{ 2'h0, imm_8[7:0], 22'h0 }
4'h6	{ 4'h0, imm_8[7:0], 20'h0 }
4'h7	{ 6'h0, imm_8[7:0], 18'h0 }
4'h8	{ 8'h0, imm_8[7:0], 16'h0 }
4'h9	{ 10'h0, imm_8[7:0], 14'h0 }
4'h10	{ 12'h0, imm_8[7:0], 12'h0 }
4'h11	{ 14'h0, imm_8[7:0], 10'h0 }
4'h12	{ 16'h0, imm_8[7:0], 8'h0 }
4'h13	{ 18'h0, imm_8[7:0], 6'h0 }
4'h14	{ 20'h0, imm_8[7:0], 4'h0 }
4'h15	{ 22'h0, imm_8[7:0], 2'h0 }

4.4 Register transfer offset encoding

Table 10 TRANS: Offset Encoding

Category	Туре	Syntax	25 'l'	24 'P'	23 'U'	22 'B'	21 'W'	20 'L'	11	10	9	8	7	6	5	4	3	2	1 0
Immediate offset /	Immediate offset	[<rn>, #+/-<offset_12>]</offset_12></rn>	0	1	-	-	0	-					off	set	_12	!			
index	Immediate pre-indexed	[<rn>, #+/-<offset_12>]!</offset_12></rn>	0	1	-	-	1	-					off	set	_12	!			
	Immediate post-indexed	[<rn>], #+/-<offset_12></offset_12></rn>	0	0	-	-	0	-					off	set	_12	!			
	Immediate post-indexed, unprivilaged memory access	[<rn>], #+/-<offset_12></offset_12></rn>	0	0	-	-	1	-					off	set	_12				
Register offset /	Register offset	[<rn>, +/-<rm>]</rm></rn>	1	1	-	-	0	-				8'h	0					Rn	1

Category	Туре	Syntax	25 'I'	24 'P'	23 'U'	22 'B'	21 'W'	20 'L'	11	10	9	8	7	6 5	5	4 3	3 2	1	0
index	Register pre-indexed	[<rn>, +/-<rm>]!</rm></rn>	1	1	-	-	1	-				8'h()				R	m	
	Register post-indexed	[<rn>], +/-<rm></rm></rn>	1	0	-	-	0	-				8'h()				R	m	
	Register post-indexed, unprivilaged memory access	[<rn>], +/-<rm></rm></rn>	1	0	-	-	1	-				8'h()				R	m	
Scaled register	Scaled register offset	[<rn>, +/-<rm>, <shift> #<shift_imm>]</shift_imm></shift></rm></rn>	1	1	-	-	0	-		shift	im	m	П	Shif	t	0	R	m	
offset / index	Scaled register pre-indexed	[<rn>, +/-<rm>, <shift> #<shift_imm>]!</shift_imm></shift></rm></rn>	1	1	-	-	1	-		shift	im	m		Shif	t	0	R	m	
	Scaled register post-indexed	[<rn>], +/-<rm>, <shift> #<shift_imm></shift_imm></shift></rm></rn>	1	0	-	-	0	-		shift	im	m		Shif	t	0	R	m	
	Scaled register post-indexed, unprivilaged memory access	[<rn>], +/-<rm>, <shift> #<shift_imm></shift_imm></shift></rm></rn>	1	0	-	-	1	-		shift	_im	m		Shif	t	0	R	m	

Where;

Pre-indexed: Address adjusted before access

Post-indexed: Address adjusted after access

 $I_{25},\,P_{24}$ and W_{21} encode the instruction as shown in the table above.

 $U_{23} = 1$; address = $Rn + offset_12$

= 0; address $= Rn - offset_12$

 $B_{22} = 0$; data type is 32-bit word

= 1; data type is byte

 $L_{20} = 1$; load

= 0; store

4.5 Shift Encoding

This encoding is used in both register and single data transfer instructions.

Table 11 REGOP, TRANS: Shift Encoding

Conditi on	Туре	Syntax
2'h0	Logical Shift Left	Isl
2'h1	Logical Shift Right	Isr
2'h2	Arithmetic Shift Right (sign extend)	asr
2'h3	Rotate Right with Extent (CO -> bit 31, bit 0 -> CO), if shift amount = 0, else Rotate Right	ror, rrx

4.6 Load & Store Multiple

Table 12 MTRANS: Index options with Idm and stm

Mode	Stack Load Equivalent	Stack Store Equivalent	Instructions	24 'P'	23 'U'	22 'S'	21 'W	20 'L'
Increment After (ia)	Full Descending (fd)	Empty Ascending (ea)	Idmia, stmia, Idmfd, stmea	0	1	-	-	-
Increment Before (ib)	Empty Descending (ed)	Full Ascending (fa)	Imdib, stmib, ldmed, stmfa	1	1	-	-	-
Decrement After (da)	Full Ascending (fa)	Empty Descending (ed)	Idmda, stmda, Idmfa, stmed	0	0	-	-	-

Mode	Stack Load Equivalent	Stack Store Equivalent	Instructions	24 'P'	23 'U'	22 'S'		20 'L'
Decrement Before (db)	Empty Ascending (ea)	Full Descending (fd)	Imddb, stmdb, Idmea, stmfd	1	0	-	-	-

 S_{22}

The S bit for ldm that loads the PC, the S bit indicates that the status bits loaded. For ldm instructions that do not load the PC and all stm instructions, the S bit indicates that when the processor is in a privileged mode, the User mode banked registers are transferred instead of the registers of the current mode. Ldm with the S bit set is unpredictable in User mode.

 W_{21}

Indicates that the base register is updated after the transfer.

 L_{20}

Distinguishes between Load (L==1) and Store (L==0) instructions.

4.7 Branch offset

Branch instructions contain an offset in the lower 24 bits of the instruction. This offset is combined with the current pc value to calculate the branch target, as follows:

- 1. Shift the 24-bit signed immediate value left two bits to form a 26-bit value.
- 2. Add this to the pc.

4.8 Booth's Multiplication Algorithm

Booth's algorithm involves repeatedly adding one of two predetermined values A and S to a product P, then performing a rightward arithmetic shift on P. Let m and r be the multiplicand and multiplier, respectively; and let x and y represent the number of bits in m and r.

- 1. Determine the values of A and S, and the initial value of P. All of these numbers should have a length equal to (x + y + 1).
 - 1. A: Fill the most significant (leftmost) bits with the value of m. Fill the remaining (y + 1) bits with zeros.
 - 2. S: Fill the most significant bits with the value of (-m) in two's complement notation. Fill the remaining (y + 1) bits with zeros.
 - 3. P: Fill the most significant x bits with zeros. To the right of this, append the value of r. Fill the least significant (rightmost) bit with a zero.
- 2. Examine the two least significant (rightmost) bits of P.
 - 1. If they are 01, find the value of P + A. Ignore any overflow.
 - 2. If they are 10, find the value of P + S. Ignore any overflow.

- 3. If they are 00, do nothing. Use P directly in the next step.
- 4. If they are 11, do nothing. Use P directly in the next step.
- 3. Arithmetically shift the value obtained in the 2nd step by a single place to the right. Let P now equal this new value.
- 4. Repeat steps 2 and 3 until they have been done y times.
- 5. Drop the least significant (rightmost) bit from P. This is the product of m and r.

Here is the algorithm in C-code form;