

### 3 Instruction Set

The following table describes the instructions supported by the Amber 2x core.

**Table 4** Amber 2 core Instruction Set

Name	Type	Syntax	Description
<b>adc</b>	REGOP	adc{<cond>}{s} <Rd>, <Rn>, <shifter_operand>	<b>Add with carry</b> adds two values and the Carry flag.
<b>add</b>	REGOP	add{<cond>}{s} <Rd>, <Rn>, <shifter_operand>	<b>Add</b> adds two values.
<b>and</b>	REGOP	and{<cond>}{s} <Rd>, <Rn>, <shifter_operand>	<b>And</b> performs a bitwise AND of two values.
<b>b</b>	BRANCH	b{<cond>} <target_address>	<b>Branch</b> causes a branch to a target address.
<b>bic</b>	REGOP	bic{<cond>}{s} <Rd>, <Rn>, <shifter_operand>	<b>Bit clear</b> performs a bitwise AND of one value with the complement of a second value.
<b>bl</b>	BRANCH	bl{<cond>} <target_address>	<b>Branch and link</b> cause a branch to a target address. The resulting instruction stores a return address in the link register (r14).
<b>cdp</b>	COREGOP	cdp{<cond>} <coproc>, <opcode_1>, <CRd>, <CRn>, <CRm>, <opcode_2>	<b>Coprocessor data processing</b> tells a coprocessor to perform an operation that is independent of Amber registers and memory. This instruction is not currently implemented by the Amber core because there is no coprocessor in the system that requires it.
<b>cmn</b>	REGOP	cmn{<cond>}{p} <Rn>, <shifter_operand>	<b>Compare negative</b> compares one value with the two's complement of a second value, simply by adding the two values together, and sets the status flags. If the p flag is set, the pc and status bits are updated directly by the ALU output.
<b>cmp</b>	REGOP	cmp{<cond>}{p} <Rn>, <shifter_operand>	<b>Compare</b> compares two values by subtracting <shifter operand> from <Rn>, setting the status flags. If the p flag is set, the pc and status bits are updated directly by the ALU output.
<b>eor</b>	REGOP	eor{<cond>}{s} <Rd>, <Rn>, <shifter_operand>	<b>Exclusive OR</b> performs a bitwise XOR of two values.
<b>ldc</b>	CODTRANS	ldc{<cond>} <coproc>, <CRd>, <addressing_mode>	<b>Load coprocessor</b> loads memory data from a sequence of consecutive memory addresses to a coprocessor. This instruction is not currently implemented by the Amber core because there is no coprocessor in the system that requires it.
<b>ldm</b>	MTRANS	ldm{<cond>}<addressing_mode> <Rn>{!}, <registers>	<b>Load multiple</b> loads a non-empty subset, or possibly all, of the general-purpose registers from sequential memory locations. It is useful for block loads, stack operations and procedure exit sequences.
		ldm{<cond>}<addressing_mode> <Rn>, <registers_without_pc>^	This version loads User mode registers when the processor is in a privileged mode. This is useful when performing process swaps.
		ldm{<cond>}<addressing_mode> <Rn>{!}, <registers_and_pc>^	This version loads a subset, or possibly all, of the general-purpose registers and the PC from sequential memory locations. The status bits are also loaded. This is useful for returning from an exception.
<b>ldr</b>	TRANS	ldr{<cond>} <Rd>, <addressing_mode>	<b>Load register</b> loads a word from a memory address. If the address is not word-aligned, then the word is rotated left so that the byte addresses appears in bits [7:0] of Rd.
<b>ldrb</b>	TRANS	ldrb{<cond>}b <Rd>, <addressing_mode>	<b>Load register byte</b> loads a byte from memory and zero-extends the byte to a 32-bit word.
<b>mcr</b>	CORTTRANS	mcr{<cond>} <coproc>, <opcode_1>, <Rd>, <CRn>, <CRm>{, <opcode_2>}	<b>Move to coprocessor from register</b> passes the value of register <Rd> to a coprocessor.
<b>mla</b>	MULT	mla{<cond>}{s} <Rd>, <Rm>, <Rs>, <Rn>	<b>Multiply accumulate</b> multiplies two signed or unsigned 32-bit values, and adds a third 32-bit value. The least significant 32 bits of the result are written to the destination register.
<b>mov</b>	REGOP	mov{<cond>}{s} <Rd>, <shifter_operand>	<b>Move</b> writes a value to the destination register. The value can be either an immediate value or a value from a register, and

Name	Type	Syntax	Description
			can be shifted before the write.
<b>mrc</b>	CORTTRANS	<code>mrc{&lt;cond&gt;} &lt;coproc&gt;, &lt;opcode_1&gt;, &lt;Rd&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, &lt;opcode_2&gt;}</code>	<b>Move to register from coprocessor</b> causes a coprocessor to transfer a value to an Amber register or to the condition flags.
<b>mul</b>	MULT	<code>mul{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rs&gt;</code>	<b>Multiply</b> multiplies two signed or unsigned 32-bit values. The least significant 32 bits of the result are written to the destination register.
<b>mvn</b>	REGOP	<code>mvn{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;shifter_operand&gt;</code>	<b>Move not</b> generates the logical ones complement of a value. The value can be either an immediate value or a value from a register, and can be shifted before the MVN operation.
<b>orr</b>	REGOP	<code>orr{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt;</code>	<b>Logical OR</b> performs a bitwise OR of two values. The first value comes from a register. The second value can be either an immediate value or a value from a register, and can be shifted before the OR operation.
<b>rsb</b>	REGOP	<code>rsb{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt;</code>	<b>Reverse subtract</b> subtracts a value from a second value.
<b>rsc</b>	REGOP	<code>rsc{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt;</code>	<b>Reverse subtract with carry</b> subtracts one value from another, taking account of any borrow from a preceding less significant subtraction. The normal order of the operands is reversed, to allow subtraction from a shifted register value, or from an immediate value.
<b>sbc</b>	REGOP	<code>sbc{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt;</code>	<b>Subtract with carry</b> subtracts the value of its second operand and the value of NOT(Carry flag) from the value of its first operand. The first operand comes from a register. The second operand can be either an immediate value or a value from a register, and can be shifted before the subtraction.
<b>stc</b>	CODTRANS	<code>stc{&lt;cond&gt;} &lt;coproc&gt;, &lt;CRd&gt;, &lt;addressing_mode&gt;</code>	<b>Store coprocessor</b> stores data from a coprocessor to a sequence of consecutive memory addresses. This instruction is not currently implemented by the Amber core because there is no coprocessor in the system that requires it.
<b>stm</b>	MTRANS	<code>stm{&lt;cond&gt;} &lt;addressing_mode&gt; &lt;Rn&gt;{!}, &lt;registers&gt;</code>	<b>Store multiple</b> stores a non-empty subset (or possibly all) of the general-purpose registers to sequential memory locations. The '!' causes Rn to be updated. The registers are stored in sequence, the lowest-numbered register to the lowest memory address (start_address), through to the highest-numbered register to the highest memory address (end_address).
		<code>STM{&lt;cond&gt;} &lt;addressing_mode&gt; &lt;Rn&gt;, &lt;registers&gt;^</code>	This version stores a subset (or possibly all) of the User mode general-purpose registers to sequential memory locations. The registers are stored in sequence, the lowest-numbered register to the lowest memory address (start_address), through to the highest-numbered register to the highest memory address (end_address).
<b>str</b>	TRANS	<code>str{&lt;cond&gt;} &lt;Rd&gt;, &lt;addressing_mode&gt;</code>	<b>Store register</b> stores a word from a register to memory.
<b>strb</b>	TRANS	<code>str{&lt;cond&gt;}b &lt;Rd&gt;, &lt;addressing_mode&gt;</code>	<b>Store register byte</b> stores a byte from the least significant byte of a register to memory.
<b>sub</b>	REGOP	<code>sub{&lt;cond&gt;}{s} &lt;Rd&gt;, &lt;Rn&gt;, &lt;shifter_operand&gt;</code> i.e. $Rd = Rn - shifter\_operand$	<b>Subtract</b> subtracts one value from a second value.
<b>swi</b>	SWI	<code>swi{&lt;cond&gt;} &lt;immed_24&gt;</code>	<b>Software interrupt</b> causes a SWI exception. <immed_24> Is a 24-bit immediate value that is put into bits[23:0] of the instruction. This value is ignored by the Amber core, but can be used by an operating system SWI exception handler to determine what operating system service is being requested.
<b>swp</b>	SWAP	<code>swp{&lt;cond&gt;} &lt;Rd&gt;, &lt;Rm&gt;, [&lt;Rn&gt;]</code>	<b>Swap</b> loads a word from the memory address given by the value of register <Rn>. The value of register <Rm> is then stored to the memory address given by the value of <Rn>, and the original loaded value is written to register <Rd>. If the same register is specified for <Rd> and <Rm>, this instruction swaps the value of the register and the value at the memory address.
<b>swpb</b>	SWAP	<code>swp{&lt;cond&gt;}b &lt;Rd&gt;, &lt;Rm&gt;, [&lt;Rn&gt;]</code>	<b>Swap Byte</b> swaps a byte between registers and memory. It loads a byte from the memory address given by the value of register <Rn>. The value of the least significant byte of register <Rm> is stored to the memory address given by

Name	Type	Syntax	Description
			<Rn>, the original loaded value is zero-extended to a 32-bit word, and the word is written to register <Rd>. Can be used to implement semaphores.
<b>teq</b>	REGOP	teq{<cond>}{p} <Rn>, <shifter_operand>	<b>Test equivalence</b> compares a register value with another arithmetic value. The condition flags are updated, based on the result of logically XORing the two values, so that subsequent instructions can be conditionally executed. If the p flag is set, the pc and status bits are updated directly by the ALU output.
<b>tst</b>	REGOP	tst{<cond>}{p} <Rn>, <shifter_operand>	<b>Test</b> compares a register value with another arithmetic value. The condition flags are updated, based on the result of logically ANDing the two values, so that subsequent instructions can be conditionally executed. If the p flag is set, the pc and status bits are updated directly by the ALU output.