



VirtexTM Architecture

VIRTEXTM Architecture






VIRTEXTM CLB






VIRTEXTM SLICE




XILINX

Two 4-input functions






5-input function







6-input function (half shown)



2 reg driven by direct inputs



2 reg driven by LUTs



1-bit Full Adder

Adding a and b; carry in Cin


•
$$Sum = (a \oplus b) \oplus c_{in}$$

•
$$c_{out} = ab + ac_{in} + bc_{in}$$


= $(a \oplus b) \cdot c_{in} + \overline{(a \oplus b)} \cdot b$



1-bit full adder




2-bit adder cascaded cout




1-bit Subtractor

$$a - b = a + \overline{b} + 1$$






1-bit Subtractor




when
$$(k == 0)$$
 reqd. $w = \overline{b}$

$$k = 0 \Rightarrow a \oplus \overline{b} = 0 \Rightarrow \overline{b} = a$$






1-bit subtractor




2-bit subtractor




1-bit add-sub

$$sa = 0 \Rightarrow a + b$$



$$sa = 1 \Rightarrow a - b$$






1-bit add-sub

$$sa = 0 \Rightarrow a + b$$

$$sa = 1 \Rightarrow a - b$$





Scaling Accumulator

$$Y = X + 2^{-1}Y$$

◆ X: 16-bit input

◆ Y: 17-bit output



Scaling Accumulator

$$Y = X + 2^{-1}Y$$




2-bit adder



Register

N-bit scaling acc: N/2 slices or N/4 CLBs





2:1 Multiplexer

$$Y = S_0 D_1 + \overline{S_0} D_2$$

$$\sum_{D_1}^{S_0} \underline{\qquad} S_0 a + \overline{S_0} b \underline{\qquad} Y$$

Requires 1 LUT



4:1 Multiplexer

$$Y = \overline{S_0} \overline{S_1} D_1 + S_0 \overline{S_1} D_2 + \overline{S_0} S_1 D_3 + S_0 S_1 D_4$$


- 6 input function
- naïve implementation will require 4 LUTs
- exploit partitioning of variables
 - can implement using just 2 LUTs (1 slice)



4:1 Multiplexer 2:1 2:1 **XILINX**

8:1 Multiplexer


- 11 input function
- can be implemented with 4 LUTs (1 CLB)






16:1 Multiplexer

◆ Build larger muxes using [8:1] [4:1] [2:1] modules






Wide-AND






8-bit Wide-AND




Wide-OR





8-bit Wide-OR



XILINX

$$Y = a \times b$$

a: 16-bit multiplicand

◆ b : 16-bit multiplier

◆ Y: 32-bit output



$$a_N \ a_{N-1} \dots a_2 \ a_1 \ a_0$$

$$\times \qquad b_{\scriptscriptstyle M} \ b_{\scriptscriptstyle M-1} \ ... \ b_{\scriptscriptstyle 2} \ b_{\scriptscriptstyle 1} \ b_{\scriptscriptstyle 0}$$


$$a_N b_0 \dots a_2 b_0 \ a_1 b_0 \ a_0 b_0$$

$$a_N b_1 \dots a_2 b_1 \ a_1 b_1 \ a_0 b_1$$

•

$$a_N b_M \dots a_2 b_M a_1 b_M a_0 b_M$$
















$$S_{out} = (ab \oplus S_{in}) \oplus c_{in}$$


$$C_{out} = abS_{in} + S_{in}C_{in} + abC_{in}$$








Multiplier






Multiplier core



N-bit Multiplier




- ◆ Area: N² LUTs
 - $= N^2/2$ slices
 - $= N^2/4$ CLBs
- ◆ Speed: 2Nc + Ns

$$s = slice delay = 3ns$$




N-bit Multiplier (efficient)


$$ab + S_{in} + c_{in}$$




$$ab + cd + c_{in}$$



N-bit Multiplier (efficient)






$$a+b+c_{in}$$




VirtexTM Architecture

Multiplier (efficient)






Multiplier(efficient)






Multiplier core



N-bit Multiplier (efficient)



Area (LUTs):

$$v = \log_2 N$$

$$area =$$

$$\sum_{k=1}^{\nu-1} N \times \left(\frac{N}{2^k} + 1\right)$$

Speed: 2Nc + vs



Constant-Coeff Multiplier

$$Y = k \times X$$

◆ K: 8-bit constant coefficient

★ X: 8-bit variable input

◆ Y: 16-bit output



Constant-Coeff Multiplier

$$Y = k \times X$$


K: 8-bit constant coefficient

★ X: 8-bit variable input


◆ Y: 16-bit output

$$Y = 2^{0}k \times X_{0} + 2^{1}k \times X_{1} + \dots + 2^{7}k \times X_{7}$$

$$= \left[2^{0}k \times X_{0} + \dots + 2^{3}k \times X_{3}\right] + \left[2^{0}k \times X_{4} + \dots + 2^{3}k \times X_{7}\right] \times 2^{4}$$




Constant-Coeff Multiplier



Const-coeff mult: 8-bits

- Area:
 - 2 LUTs 12 bit wide => 24 LUTs
 - 1 adder 12 bit wide => 12 LUTs
 - Total area = 36 LUTs
- Speed:
 - 2s (2 levels of LUT)



Constant-coeff: Booth-style

- Each run of 1 represents one ADD and one SUB
- Isolated 1 represents one ADD



Constant-coeff: Booth-style

Area

Coeff = 10001011

- A = add shift-1 and shift-2 => 11 LUTs
- B = add shift-4 and shift-7 => 13 LUTs
- -- C = A + B => 16 LUTs
- Total area = 11+13+16=40 LUTs (> 36 LUTs)
- Speed
 - 2s or s
- Better to use KCM



Constant-coeff: Booth multipler

Area

Coeff = 00011101

- A = add shift-0 and shift-5 => 14 LUTs
- C = A shift-1 => 15 LUTs
- Total area = 14+15=29 LUTs (< 36 LUTs)
- Speed
 - 2s or s
- Better to use Booth-style



Linear time-invariant networks

$$y(n) = \sum_{k=1}^{N} A_k \cdot x_k(n)$$

y(n) = response of network at time n

$$x_k(n) = k^{th} input var at time n$$

$$A_k = weight factor$$



$$x_k = -x_{k0} + \sum_{b=1}^{B-1} x_{kb} \cdot 2^{-b}$$

$$y = \sum_{k=1}^{N} A_k \cdot \left[-x_{k0} + \sum_{b=1}^{B-1} x_{kb} \cdot 2^{-b} \right]$$

$$= -\sum_{k=1}^{N} x_{k0} \cdot A_k + \sum_{k=1}^{N} \sum_{b=1}^{B-1} x_{kb} \cdot A_k 2^{-b}$$




Expanded form

$$y = -\begin{bmatrix} x_{10} & \cdot A_1 + x_{20} & \cdot A_2 + \dots + x_{k0} & \cdot A_k \end{bmatrix}$$

$$+ \begin{bmatrix} x_{11} & \cdot A_1 + x_{21} & \cdot A_2 + \dots + x_{k1} & \cdot A_k \end{bmatrix} 2^{-1}$$

$$\vdots$$

$$+ \begin{bmatrix} x_{1(B-1)} \cdot A_1 + x_{2(B-1)} \cdot A_2 + \dots + x_{k(B-1)} \cdot A_k \end{bmatrix} 2^{-(B-1)}$$



DALUT

$$[x_{11} \cdot C_1 + x_{21} \cdot C_2 + ... + x_{k1} \cdot C_k]$$


$$x_{11} \longrightarrow C_1$$

$$x_{21} \longrightarrow C_1 + C_2$$


$$\vdots$$

$$\vdots$$


$$x_{k1} \longrightarrow C_1 + C_2 + \ldots + C_k$$



- ◆ K=16 => 2¹⁶ DALUT contents! => 512xW CLBs
- Break DALUTs to 4/5 inputs and add



- Needs W CLBs
- Delay = 3s




Area efficient

$$Y = C_0 \cdot A_0 + C_1 \cdot A_1 + \ldots + C_7 \cdot A_7$$

◆ C_k: 16-bit


◆ A_k: 16-bit



- Area:[2*18]+19+32= 87 LUTs
- Speed: [3s*16] = 48s




Speed efficient





Speed efficient



- Area:
 [2*18*16]+
 [8*20]+ [4*23]+
 [2*28]+ [32]
 = 916 LUTs (9X)
- Speed:s+4s = 5s (9X)
- Intermediate configurations possible



Conclusions

- Described the latest generation of Xilinx FPGA:
 VIRTEXTM
- Architecture is very well-suited for DSP core functions:
 - Adders / Subtractors
 - Wide AND / Ors
 - Comparators / Decoders
 - Multiplexers
 - Multipliers
 - Distributed Arithmetic

