AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Computer and Systems Engineering
International Credit Hours Engineering Programs (i.CHEP)



Research Project Report

Design, Implementation and Test of a Networks-on-Chip (NoC) Router using VHDL

Course Code CSE215	Course Name Electronics Design Automation			
	Semester Spring 2020	Date of Submission		

#	Student ID	Grade (PASS/FAIL)

In case of group research; list all students IDs.
DO NOT WRITE STUDENTS NAMES

"I certify that this report is my own work, based on my personal study and/or research and that I have acknowledged all material and sources used in its preparation, whether they are books, articles, reports, lecture notes, and any other kind of document, electronic or personal communication. I also certify that this report has not been previously submitted for assessment for another course. I certify that I have not copied in part or whole or otherwise plagiarized the work of other students and / or persons."

STUDENTS MUST SIGN THIS PAGE. ELECTRONIC SIGNATURE IS ACCEPTED.

#	Student ID	Student Signature
1	17p6027	Hla Ahmed Mohamed
2	17p6059	Yomna Mohamed Ahmed
3	17p6011	Mayar sherif
4	17p6002	Dina Amr
5	17p6050	Menna Hesham

In case of group research; list all students IDs.
DO NOT WRITE STUDENTS NAMES

Table of Contents

N	Section	Covered ILOs
1	Introduction	c2
2	Design Flow	a1, a3, a6, a7
3	Literature Review	a1, a6, a7, b4, c2, d1, d2
4	Design Implementation	a1, a2, a4, b3, c1
5	Scheduler Design and FSM Implementation	a2, a4, a5, b1, b2, b3
6	Test and Simulation Results	a1, a4, b3, b4
7	Conclusion	a5, b1, c1
8	Task Distribution List	



I-Credit Hours Engineering Programs (i.CHEP)

Contents

1. Introduction:	5
2. Design Flow:	6
2.1. Design	6
2.1.1. Design entry:	6
2.2. Simulation	6
2.2.1. Behavioral simulation (RTL simulation)	6
2.2.2. Functional simulation	7
2.3. Synthesis, analysis and verification	8
2.4. Design implementation	9
3. Literature Review:	10
4. Design Implementation:	10
4.1. Implementation:	12
4.1.1. Register:	12
4.1.2. DeMux:	12
4.1.3. FIFO:	12
4.1.4. FIFO Controller:	12
4.1.5. Round robin scheduler:	13
4.1.6. Memory:	13
4.1.7. Gray Counter:	13
4.1.8. Gray to Binary:	13
5. Scheduler Design and FSM Implementation:	14
6. Test and Simulation Results:	17
7. Conclusion:	21
8. References:	22
9. Task Distribution List	23
Appendix A – < <vhdl code="" model="" source="">></vhdl>	24
Appendix B - < <vhdl bench="" code="" source="" test="">></vhdl>	35
Appendix C – < <simulation output="" waveform="">></simulation>	39

1. Introduction:

A router is an extremely important networking device which is responsible for forwarding and receiving data packets from one computer network to another. A router can direct a packet from the current computer network to the following network by using headers (in data packets) and routing tables which contain a list of the addresses needed to reach the next destination and the router chooses the best path to direct this packet. In this project we are implementing a simple router using VHDL language and creating a test bench to check the correctness and how accurate it is working. Moreover, network on a chip (NoC) routers which is more reliable is very good to use between modules in a system as it has higher performance and efficiency and less delay of messages (reducing congestion in routing) which is suitable in real time applications and it is also cheaper in cost.

Routers are mainly classified into many types, first one is broadband router (wired) which allows a computer to send and receive data packets using the internet, another one is the wireless router which is the same as broadband but allows communication between computers wirelessly. Finally, there are core routers which allow connection to the internet but not between multiple networks.

The design of our router consists of 3 main parts input buffer, switch fabric, output buffer, and controller. The input buffer receives the incoming data packets and stores it to prevent loss of any data, then the controller uses the switch fabric to direct these packets to the suitable output buffer according to the header.

Finally, building a simple chip requires preparing specifications from requirements given very well, then use these requirements to decide the architecture and basic structure of the chip (how it looks like, etc.), then build each module we need in the implementation each with its needed functionality and for building these modules from scratch, we had to use computer aided design (CAD) tool to allow our design to go through a machine readable format and in our router module in this project we used Xilinx ISE. After implementation, we should test these modules to make sure it works properly and it matches the expected output, then create the design of the whole on how each module will interact with the other, at last we reach the implementation phase at which we write the code and test benches for testing the system as whole to finally reach the whole layout.

2. Design Flow:

2.1. Design

We first decided to use FPGA design flow to implement our router module. We implemented all the modules we need for designing the router from scratch, which are: 8-bit Register, 4-1 8-bit DeMUX, BLOCK RAM, Gray counter, Gray to Binary converter, FIFO controller, FIFO and Round Robin Scheduler. So, we needed to input our design into a machine-readable format so we used a Computer Aided Design (CAD) tool which is Xilinx ISE. It is a typical CAD tool that provides many design entry means, such as a schematic capture, HDL entry (VHDL/Verilog) or component netlist. Here, all the designs are captured using VHDL.

2.1.1. Design entry:

We created an ISE project as follows:

- 1. Create a new project
- 2. Create a source file (VHDL module) which contains the VHDL design code which describes the behavior of the module and defines the input and output ports.
- 3. Create VHDL testbench or waveform files that drives the stimulus to test the design file.

2.2. Simulation


2.2.1. Behavioral simulation (RTL simulation)

- 1. From the process tab, open Xilinx ISim
- 2. Double click on simulate behavioral model

The results were displayed in our simulator as shown after the simulation is performed, in which the files that are passed to the simulation are the testbench and the design VHDL


2.2.2. Functional simulation

We also applied functional simulation to verify the functionality of the design




2.3. Synthesis, analysis and verification

In this step we used synthesizing to convert the high-level description of the design into an optimized gate-level representation, In other words, translate our design behavior into an implementation consisting of logic gates as shown.



2.4. Design implementation

In this step we implemented our design by translate, map and place and route as shown.





3. Literature Review:

NOC structures depend on bundle exchanged networks. This has prompted new and effective standards for design of routers for NOC, the router follows the work topology that has four data sources and four outputs from/to different routers, and another input and output from/to the Network Interface (NI). Routers can actualize different functionalities - from basic changing to smart steering. Since implanted frameworks are compelled in region and force utilization, yet at the same time need high information rates, routers must be structured in view of equipment use. For circuit-exchanged systems, switches might be structured with no lining (buffering). For packet switched networks, some measure of buffering is required, to help burst information moves. Such information starts in sight and sound applications, for example, video gushing. buffers can be given at the contribution, at the output, or at both input and output

Different structures and usage of routers designs dependent on various directing procedures have been proposed, overall NoC implementation is given by adjusting the workload between equal parallel buffers and router logic. ViChaR: a unique virtual regulator for arrange on-chip switches by Nicopoulos et al (2006), presents a novel bound unified buffer structure, called the dynamic virtual channel controller (ViChaR), which progressively dispenses virtual channels (VC) and buffer resources as per organize traffic conditions. ViChaR amplifies throughput by administering a variable number of VCs on request. route packets, not wires on chip interconnection systems (Dally and Towles 2001), contains framework modules like processors, memories, peripherals which convey by sending packets to each other over the system. The organized network wiring gives all around controlled electrical parameters that take out planning cycles and empower the utilization of superior circuits to lessen inertness and increment data transmission

4. Design Implementation:





Modules	Function
Register	Takes the Data_in and when the clock is rising edge and the enable equals to one outputs the Data_out
DeMultiplexer	the Data_in enters and at clock rising edge based on the selection port is delivered on a certain output port
FIFO	implemented from FIFO controller and memory and the output data is queued as the first in first out
FIFO Controller implemented from grey counter and grey to binary	it gives the permission to memory whether to read or write, and sets the empty and full flags
Round robin Scheduler	Every clock cycle reads data
Memory	Saves the data of the router
Grey Counter	it counts every time the router reads or writes so the address is known from the counting
Gray to binary	it converts the output of Gray counter to binary representation and is given to memory as to read or write from that position

4.1. Implementation:

4.1.1. Register:

The modelling style here is behavioral.

The 8-bit Register module is implemented as to take data_in and output data_out at rising edge and when enable is equal to one and reset is zero, when reset is one the register outputs zeroes. So, we used the clock and reset in the sensitivity list of the register so the process is evaluated whenever the clock or reset change, as the reset is asynchronous

4.1.2. DeMux:

The modelling style here is behavioral.

Our demux has a 8-bit input and a 2 bit selection signal, and 1 bit enable signal, when enable is equal to 1, we output the data on one of the four output ports based on the selection signal, where "00" makes us output data on the first port and the three other ports output zeros, "01" is for the second port and the three other ports output zeros, the same goes for the rest as "10" indicates port 3 and "11" means we should output data on port 4, the sensitivity list contains Enable and selection so the process is suspended until one of them changes, if enable is equal to zero the output ports are latched and keep outputting their last value.

4.1.3. FIFO:

The architecture of the FIFO is structural and not behavioural as it is built by connecting the controller with the memory using port mapping.

The input reset signal is mapped to the controller reset, write clock and read clock are mapped to both the controller and the memory, the wreq and rreq are mapped to the controller's wreq and rreq, input data in signal mapped to the dual port, data-out of the memory is mapped to the FIFO output, empty and write flags are outputted from the controller and port mapped to the output of the FIFO.

4.1.4. FIFO Controller:

The modelling style here is a mix between dataflow and behavioral styles.

In the controller, we use a gray counter to keep track of the memory position that we are either reading from or writing to, we have two gray counters, one to keep track of the current write address, and another to keep track of the current read address, the reason for choosing gray counter is that by each increment only one bit is altered and that reduces the possibility of disturbances.

The output of the two gray counters is also used to determine the empty and full flags, where if the output of the read and write counters is the same then we have an empty memory so we rise the flag and disable read valid signal that is mapped to the memory read enable, if the two MSBS are different and the remaining bits are equal then we rise the full flag and disable write valid that is mapped to the memory write enable, this logic was implemented using XOR gates that indicated whether each two bits of the write and read addresses are equal or not.

The output of each gray counter is mapped to a G2B converter and the MSB is disposed using slicing, as it is only used for determining flags, the binary output is mapped to memory read and write addresses.

4.1.5. Round robin scheduler:

The modelling style here is behavioral.

The round robin has four 8 bits data inputs, at each rising edge one of the input ports is read starting from port 1 to port 4, and then the same process is repeated, it is implemented using a FSM whose details are discussed in section 5.5

In our router, four round robins are instantiated, each one of them reads from four consecutive FIFOs, the reading from memory is backlogged and synchronized with the round robin scheduler using a FSM where there is a 4 bit vector, and using one hot encoding, only one bit is equal to one and this bits is shifted at each rising clock edge, the rreq of the first FIFO of each port is anded with the LSB of the vector, the rreq of the second FIFO of each port is anded with the second bit of the vector and so on.

4.1.6. Memory:

The modelling style here is behavioral.

We have a dual port memory, where we have a clock for write and another clock from read, the memory is implemented using two processes.

The first process is responsible for the write operation, its sensitivity list contains the write clock, at each rising edge of the write clock, we check on the write enable and if it is high then we write into a 2D array where the index to the array is the write address that we convert to integer number and then we store the 8 bits data.

The second process is responsible for the read operation, its sensitivity list contains the read clock, at each rising edge of the read clock, we check on the read enable and if it is high then we read from a 2D array where the index to the array is the read address that we convert to integer number and then we output the 8 bit data, if the read enable is low the output is high impedance.

4.1.7. Gray Counter:

The modelling style here is behavioral.

It is implemented using one process whose sensitivity list contains reset and clk, the reset is asynchronous and if it is high then the current count is zeros, if reset is low and we have a rising edge, we check on the enable, if it is high we update the count, if it is low the count is latched and it keeps its current value.

4.1.8. Gray to Binary:

The modelling style here is dataflow.

Here, we convert the input that comes in gray representation to binary representation and output it, we didn't use processes, we used gates to get each bit of the four output bits based on the relation between


binary and gray representation, where the MSB is the same, the second bit from the left in binary representation is the result of the Xor between the MSB and the second MSB in the gray representation, the third bit from the left is Xor between the three MSB bits, and finally bit number zero is an Xor between all the bits in gray representation.

5. Scheduler Design and FSM Implementation:

The round robin scheduler in our design has four inputs and one output. For every clock cycle, rising edge, it outputs one of its inputs.

The finite state machine implementing the discussed design works as follows:

- 1. It has four states, one for each input.
- 2. It increments its state at every rising edge for the clock.
- 3. At each state, the round robin outputs the corresponding input.



Current State	Next State	Output
S1	S2	Din1
S2	S3	Din2
S3	S4	Din3

S4	S1	Din4	

Since the output is based on the state, the finite state machine is implemented as moore type

Modelling the architecture of the finite state machine is done through one, two, or three processes:

	One process	Two pro	ocesses	Three processes			
Process number	P1	P1	P2	P1	P2	Р3	
Tasks	RS	RS	NS	RS	NS	OP	
	CS	CS	OP	CS			
	NS						
	OP						
Sensitivities	Clock	Clock	CS	Clock	CS	CS	
in Mealy	Reset	Reset	Input	Reset	Input	Input	
	CS						
	Input						
Sensitivities	Clock	Clock	CS	Clock	CS	CS	
in Moore	Reset	Reset	Input	Reset	Input		
	CS						

We used the two processes moore style in our implementation.

Timing Analysis:

```
Timing summary:


Timing errors: 0 Score: 0 (Setup/Max: 0, Hold: 0)


Constraints cover 3 paths, 0 nets, and 5 connections

Design statistics:

Minimum period: 1.592ns(1) (Maximum frequency: 628.141MHz)
```

RTL Synthesis:





6. Test and Simulation Results:

The main function of the router is to deliver the input data to its appropriate destination, based on the last 2 bits in the data packet, and the router is expected to deliver all data without any losses. This is the main functionality that our testbench code is testing, if the router can perform it well then, all its modules are working appropriately.

In the testbench process "tb", it starts by setting the reset by 1 for one clock period, The round robin starts its scheduling at the first rising edge of the read clock and the iteration takes four rising edges in the read clock ,after the first clock cycle the packet available "wr" is set to 1, then data is entered where data inputs have different addresses to check that the routing to the correct ports functions correctly, then the packet available is set to 0 once again. The four schedulers iterate over an empty FIFO for the first three rising edges, thus they output high impedance as in the memory module when read valid is low then we output high impedance, and read valid is set to zero when the empty flag is high.

After the first three read rising edges, data starts to be stored in the appropriate FIFO allowing the scheduler to read and output it appropriately.

Read and write clocks are different to stress test the router.

we created equivalence classes to avoid wasting time and trying too many combinations, logically if an input port is given data of different addresses and the router managed to route them to the correct output ports based on their addresses then there is no need to test the same functionality over and over again by entering different input data with all the possible addresses to each one of the input ports, as the logic is implemented using the same strategy, and it is always preferred to reduce the number of test cases in a test suite, and at the same time make sure that the functionality is fully tested.

Data input (Datai1, Datai2, Datai3, Datai4)	Output Port
**** **00	Datao1
**** **01	Datao2
**** **10	Datao3
**** **11	Datao4

The router performed well with the test-cases without any errors in the delivering or storing as shown in appendix C.

router time analysis report:

we added use constraints, in which we chose the wclk and rclk to be 10 ns, we checked slack values and they were all positive.

```
All constraints were met.
Data Sheet report:
All values displayed in nanoseconds (ns)
Clock to Setup on destination clock rclk
------
     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----+
rclk | 3.408| | |
 -----
Clock to Setup on destination clock wclk
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
     | 3.860| | | |
wclk
-----+
Timing summary:
Timing errors: 0 Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 5351 paths, 0 nets, and 2055 connections
Design statistics:
 Minimum period: 3.860ns(1) (Maximum frequency: 259.067MHz)
```

router power analysis report:

Summary

2.1. On-Chip Power Summary

On-Chip Power Summar					ry				I		
Ī	On-Chip	I	Power (mW)	I	Used	ı	Available	I	Utilization	(%)	I
ī	Clocks		0.00	1	7	 I		 I			1
1	Logic	1	0.00	1	736	1	63400	1		1	1
1	Signals	1	0.00	1	1113	- [1			1
1	IOs	- 1	0.00	1	71	-1	210	1		34	1
I	Static Power	1	82.16	1		1		I			1
1	Total	1	82.16	1		I		1			1

2.2. Thermal Summary

| Thermal Summary |

| Effective TJA (C/W) | 4.6 | | Max Ambient (C) | 99.6 |

| Junction Temp (C) | 25.4 |

2.3. Power Supply Summary

1			Power		Supply	S	ummary				1
ı				ı	Total	1	Dynamic	1	Static	Power	1
1	Supply	Power	(mW)	1	82.16	1	0.00	1	82.16		1

router area analysis report:

Number of Slice Registers:	423	Out	of	126,800	1.9-
Number used as Flip Flops:	313	ouc	OI	120,000	
Number used as Latches:	110				
Number used as Latch-thrus:	0				
Number used as AND/OR logics:	0				
Number of Slice LUTs:	736	out	of	63,400	1%
Number used as logic:				63,400	
Number using O6 output only:	470			300	7.7
Number using O5 output only:	0				
Number using 05 and 06:	131				
Number used as ROM:	0				
Number used as Memory:	128	out	of	19,000	1%
Number used as Dual Port RAM:	128				
Number using O6 output only:	64				
Number using O5 output only:	0				
Number using 05 and 06:	64				
Number used as Single Port RAM:	0				
Number used as Shift Register:	0				
Number used exclusively as route-thrus:	7				
Number with same-slice register load:	7				
Number with same-slice carry load:	0				
Number with other load:	0				
Slice Logic Distribution:					
Number of occupied Slices:	287	out	of	15,850	1%
Number of LUT Flip Flop pairs used:	843				
Number with an unused Flip Flop:	452	out	of	843	53%
Number with an unused LUT:	107	out	of	843	12%
Number of fully used LUT-FF pairs:	284	out	of	843	33%
Number of unique control sets:	61				
Number of slice register sites lost					
Number of Since register sites fost					

7. Conclusion:

Our designing process faced some challenges from the very beginning. The design flow works as follows: design specification, coding, synthesis, optimization and at the end is implementation. We chose the method of bottom-up design to design our system, we firstly start with individual blocks then combine them together and then the system is complete. In designing, each block is created alone and goes through the design flow process (designed, implemented, tested,..etc.) and after that all of the blocks are combined together and tested together as a whole system. But the problem here was that the number of blocks took us a long time to simulate and test after combining the blocks together and it was somehow challenging. Another issue was that having to finish the work sequentially which took more time and also was not so easy to modify.

As a result of the implementation process of the system (router module), the system had the ability to deliver the input data that comes at the input buffer and outputs them to the correct destination without losses, and this is done by the register module. That helps in storing the data until the next clock edge to avoid any losses while waiting to be delivered to its destination. This delivery process happens at each clock edge when enable is equal to one, so at a clock edge the first input data is output at its destination and with the next clock edge the next input data is output and so on.

We have 3 different types of implementation modelling styles, they are dataflow style, behavioral style, and structural style. The behavioral style is when a module consists of processes, in the process the lines are simulated one by one like any program written in any other programming language. In our project there are more than one module that used this style like the demux, register, RR scheduler, gray counter, and router. The dataflow style is mainly used for modules that have concurrent signal assignment statements, assigning computed variables to signals which use logic gates (eg.AND, XOR gates). It represents the data flowing through a system. In our project the one used this style in implementation is the FIFO controller as the empty flag and full flag were created using logic gates, and the gray to binary converter which also consists of XOR gates. The structural style is the one that mainly uses port mapping connecting between components. And what used this style in implementation in our project is the FIFO.

In our implementation we used a round robin scheduler to arrange outputting each of the input data at each rising edge. To implement this design, we created a finite state machine FSM, this FSM goes through several states to finally allow the round robin to output the corresponding input. So as a result of the dependence of the output on the state, the FSM is usually implemented using the behavioral style (moore type) as it may be done through one or more processes, in our code we used the 2 processes moore style.

The test strategy used in while creating this router module is as follows, for each individual block implemented it had its own test bench to test its functionality (register, demux, FIFO, FIFIO controller, RR scheduler, gray to binary converter, etc), we used exhaustive testing to test all available combinations of inputs and outputs, after testing each one alone we combine them and make other test benches to ensure the functionality of the whole new module, so in the router module we made equivalence classes and tested each one to avoid wasting time trying each input output combination. So we built 10 test cases to try to test the system, we entered input data with different addresses in different input ports, and then checked if the data reached its correct destination and its expected output port or not. And as for the timing in these modules, we used the clock as for each clock edge a module works. Between inputting the data

AIN SHAMS UNIVERSITY I-Credit Hours Engineering Programs (i.CHEP)

and outputting it we have the modules in between which delays reaching the data to the output buffer all together to avoid any losses can happen. So at each clock edge we find a new output at a port.

Finally, the flow we should use in any future project is to decide the design first and what blocks we need from specifications, then implementing all small modules and test each alone to insure its functionality, then start to combine them one by one to finally get the required system and test it by comparing its results to the calculated expected results.

8. References:

- Adaptive Backpressure: Efficient Buffer Management for On-ChipNetworks, (Daniel Becker, 2012)
- Application-Specific Buffer Space Allocation for network on chip router design, (Jincao Hu, 2004)
- Flow-Aware Allocation for On-Chip Networks, (Bannerjee 2009)
- 2-level FIFO architecture design for switch fabrics in network-on-chip, (Po-TsangHuang & Wei Hwang 2006)
- Dynamically-allocated multi queue buffers for VLSI Communication switches, (Tamir & Frazier, 1992)
- Adaptive Buffer size routing for Wireless Sensor Networks, (Kalyani & Narasimha 2013)
- A Dynamic Virtual Channel Regulator for Network-on-Chip Routers, (Nicopouloset al 2006)
- Design of Energy-Efficient Channel Buffers with Router Bypassing for Network-on-Chips, (Kodi2009)
- Enhanced Reliability Aware NoC Router (Neishaburi & Zilic 2011)
- Dynamic packet fragmentation for increased virtual channel utilization in on-chip routers, (Kang etal 2009)

9. Task Distribution List

#	Student ID	Tasks		
1	17p6027	Module 3, module 6, module 7, module 9, module 10		
2 17p6059	17n6059	Module 4, module 8, module 9		
	Report sections: 5, 6			
2	3 17p6011	Module 2, module 9		
3		Report sections: 2,4		
4 17	17p6002	Module 1, module 9		
	170002	Report sections: 3,4		
5	17p6050	Module 5, module 9		
		Report sections: 1,7		

Appendix A - << VHDL Model Source Code>>

Register:

```
    library IEEE;

2. use IEEE.STD LOGIC 1164.ALL;
4. entity reg8 is
   Port ( Data in : in STD LOGIC vector(7 downto 0);
             Clock: in STD LOGIC;
6.
7.
             Clock En : in STD LOGIC;
8.
             Reset : in STD LOGIC;
              Data out : out STD LOGIC vector(7 downto 0));
10. end reg8;
11.
12. architecture Behavioral of reg8 is
13. --Signal temp: STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
14. begin
15. process (Clock, Reset)
16. begin
17. if Reset = '1' then
18. Data out <= (others => '0');
19. elsif (Clock'event and Clock ='1') then
20. if(Clock_En='1') then
21.
           Data out <= Data in;
22.
             end if:
23. end if;
24. end process;
25.
26. end Behavioral;
```

DeMux:

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. entity DeMUX1 4 is
4.
       port
5.
6.
           Sel: in std_logic_vector(1 downto 0);
7.
           En: in std logic;
8.
           d in: in std logic vector(7 downto 0);
9.
           d_out1, d_out2, d_out3, d_out4: out std_logic_vector(7 downto 0)
10.
         );
11. end DeMUX1 4;
12.
13. architecture DeMUX1to4 of DeMUX1 4 is
14.
15. begin
16. process (En, Sel)
```



I-Credit Hours Engineering Programs (i.CHEP)

```
17. begin
18.
       if (En = '1') then
        case Sel is
19.
20.
           when"00" =>
21.
                d out1 <= d in;</pre>
                d out2 <="0\overline{0}0000000";
22.
23.
                d out3 <="00000000";</pre>
24.
                d out4 <="00000000";
25.
           when"01" =>
26.
                d out2 <= d in;
27.
                d out1 <="00000000";</pre>
28.
                d out3 <="00000000";</pre>
29.
                d out4 <="00000000";</pre>
30.
          when"\overline{10}" =>
31.
                d out3 <= d in;
32.
                d out1 <="000000000";
33.
                d out2 <="00000000";</pre>
                d out4 <="00000000";
34.
           when"11" =>
35.
36.
                d out4 <= d in;
37.
                d out1 <="00000000";</pre>
38.
                d out2 <="00000000";
39.
                d out3 <="00000000";
40.
           when others =>
41.
                d_out1 <="00000000";</pre>
42.
                d out2 <="00000000";</pre>
43.
                d out3 <="00000000";
           d out4 <= "00000000";
44.
45.
                end case;
46.
      end if;
47. end process;
48. end DeMUX1to4;
```

FIFO:

```
    library IEEE;

2. use IEEE.STD_LOGIC_1164.ALL;
3.
4.
5.
6. entity FIFO is
7. generic(
      dataw : integer := 7);
9. port( reset: in std logic :='1';
10.
           rclk, wclk: in std logic;
11.
                     rreq, wreq: in std logic;
12.
                     datain: in std logic vector(dataw downto 0);
13.
                     dataout: out std logic vector(dataw downto 0);
14.
                     empty, full: out std logic);
15.
16. end FIFO;
17.
```



```
18. architecture struct of FIFO is
19. COMPONENT dualport IS
20.
                    generic(
21.
        addrw : integer := 2;
22.
         dataw : integer := 7);
23.
            port
24.
            (
25.
                    D in
                            : in std logic vector(dataw downto 0);
                          : in std logic vector(addrw downto 0);
26.
                    ADDRA
27.
                            : in std logic vector(addrw downto 0);
                    ADDRB
28.
                    WEA
                                    : in std logic := '1';
29.
                    REA
                                   : in std logic := '1';
30.
                    CLKA : in std logic;
31.
                           : in std logic;
                    CLKB
32.
                    D out
                                   : out std logic vector(dataw downto 0)
33.
            );
34.
35.
            END COMPONENT dualport;
36.
            FOR Mem: dualport USE ENTITY work.dualport(behave);
37.
38. COMPONENT FIFOcontroller is
39.
        generic(
        addrw : integer := 2);
40.
41.
        port( reset: in std logic :='1';
42.
              rdclk, wrclk: in std logic;
43.
                            rreq, wreq: in std logic;
44.
                        write valid, read valid: out std logic;
45.
                        wr ptr,rd ptr: out std logic vector( addrw downto 0);
46.
                        empty, full: out std logic);
         end component FIFOcontroller;
47.
            FOR controller: FIFOcontroller USE ENTITY
 work.FIFOcontroller(Behavioral);
49.
50. signal wr addr, r addr: std logic vector( 2 downto 0);
51. signal write valid, read valid, f,e: std logic;
52. signal data out: std logic vector(dataw downto 0);
53. BEGIN
54.
            Mem: dualport
55.
            PORT
  MAP(datain,wr addr,r addr,write valid,read valid,wclk,rclk,data out);
56. dataout <= data out;
            controller: FIFOcontroller
57.
58.
            PORT
 MAP(reset, rclk, wclk, rreq, wreq, write valid, read valid, wr addr, r addr, e, f);
59.
60. empty <= e;
61. full <= f;
62. end struct;
```

FIFO Controller:

```
    library IEEE;

2. use IEEE.STD LOGIC 1164.ALL;
3. use ieee.numeric std.all;
5. entity FIFOcontroller is
6. generic(
     addrw : integer := 2);
8. port( reset: in std logic :='1';
9.
      rdclk, wrclk: in std logic;
10.
                    rreq, wreq: in std logic;
11.
                    write valid, read valid: out std logic;
12.
                    wr ptr,rd ptr: out std logic vector( addrw downto 0);
13.
                    empty, full: out std logic);
14. end FIFOcontroller;
15.
16. architecture Behavioral of FIFOcontroller is
17. component Gray Counter IS
18. Port (Clock, Reset, En: IN std logic;
          Count_out:OUT std_logic_vector(3 downto 0));
20. End component Gray Counter;
21. FOR writecount: Gray_Counter USE ENTITY work.Gray_Counter(Counter_Beh);
22. FOR readcount: Gray_Counter USE ENTITY work.Gray_Counter(Counter_Beh);
23. component GrayToBin is
24. port
25. (
26.
            G: in std logic vector (3 downto 0); -- G is the gray in
            B: out std logic vector (3 downto 0) -- B is the bin_out
27.
28.);
29. end component GrayToBin;
30. FOR writeG2B: GrayToBin USE ENTITY work.GrayToBin(behav);
31. FOR readG2B : GrayToBin USE ENTITY work.GrayToBin(behav);
32. signal WEN, REN: std logic;
33. signal current wr ptr, current rd ptr: std logic vector(3 downto 0);
34. signal current full, current empty: std logic;
35. signal wr,rd: std logic vector(3 downto 0);
36. begin
37. writecount: Gray Counter
38. PORT MAP(wrclk, reset, wreq and not(current full), current wr ptr);
39. readcount: Gray Counter
40. PORT MAP(rdclk, reset, rreq and not(current empty), current rd ptr);
41. writeG2B: GrayToBin
42. PORT MAP(current wr ptr,wr);
43. readG2B: GrayToBin
44. PORT MAP (current rd ptr, rd);
45. wr ptr<=wr(addrw downto 0);
46. rd ptr<=rd(addrw downto 0);
47. current empty <= not((current wr ptr(3) xor
  current rd ptr(3))or(current wr ptr(2) xor
   current rd ptr(2))or(current wr ptr(1) xor
   current rd ptr(1))or(current wr ptr(0) xor current rd ptr(0))) ;
```



I-Credit Hours Engineering Programs (i.CHEP)

```
48. current_full <= (current_wr_ptr(3)xor current_rd_ptr(3)) and
   (current_wr_ptr(2)xor current_rd_ptr(2)) and not((current_wr_ptr(1) xor
    current_rd_ptr(1))or(current_wr_ptr(0) xor current_rd_ptr(0)));
49. full <=current_full;
50. empty <= current_empty;
51. write_valid<= wreq and not(current_full);
52. read_valid <= rreq and not(current_empty);
53. end Behavioral;</pre>
```

Round Robin Scheduler:

```
1. LIBRARY ieee;
2. USE ieee.std logic 1164.ALL;
4. Entity RR Schedular IS
5. Port (Clock: IN std logic;
        din1, din2, din3, din4: IN std_logic_vector(7 downto 0);
         dout: OUT std logic vector(7 downto 0));
8. End Entity RR Schedular;
10. ARCHITECTURE RR Fsm OF RR Schedular IS
11.
    TYPE state IS (s1, s2, s3, s4);
12.
     SIGNAL current state: state:= s4;
    SIGNAL next state: state:= s1;
13.
14. BEGIN
15. cs: PROCESS (Clock)
16. BEGIN
17.
      IF (rising edge(Clock)) THEN
18.
         current state <= next state;</pre>
19.
       END IF;
20.
    END PROCESS cs;
21.
22. ns: PROCESS (current state)
23. BEGIN
24. CASE current_state IS
      WHEN s1 =>
25.
26.
       next_state <= s2;
dout <= din1;</pre>
27.
28.
       WHEN s2 =>
       next_state <= s3;</pre>
29.
30.
         dout <= din2;</pre>
31.
       WHEN s3 =>
       next_state <= s4;</pre>
32.
33.
         dout <= din3;
      WHEN s4 =>
34.
35.
        next state <= s1;</pre>
36.
         dout <= din4;
37.
    END CASE;
38.
     END PROCESS ns;
39. END ARCHITECTURE RR Fsm;
```

Memory:

```
1. library ieee;
2. use ieee.std_logic_1164.all;
3. use ieee.std_logic_unsigned.all;
4. entity dualport is
5.
     generic(
6.
       addrw : integer := 2;
7.
      dataw : integer := 7);
8.
   port
9.
    (
10.
                     Din
                             : in std logic vector(dataw downto 0);
11.
                            : in std logic vector (addrw downto 0);
                     ADDRA
12.
                             : in std logic vector(addrw downto 0);
                     ADDRB
                    WEA
                                     : in std logic := '1';
13.
14.
                                     : in std logic := '1';
                    REA
15.
                     CLKA
                             : in std_logic;
16.
                     CLKB
                             : in std logic;
17.
                     D out
                                     : out std logic vector(dataw downto 0)
18.
            );
19.
20. end dualport;
21. architecture behave of dualport is
22.
23.
            -- 2-D array
            type dblock is array(addrw downto 0) of std logic vector(dataw
  downto 0);
25.
26.
            -- Declare the RAM signal.
27.
            signal temp : dblock;
28.
29. begin
30.
31.
            process (CLKA)
32.
            begin
33.
                     if(rising edge(CLKA)) then
34.
                             if(WEA = '1') then
35.
                                    temp(conv_integer(ADDRA)) <= D_in;</pre>
                             end if;
36.
37.
                     end if;
38.
            end process;
39.
40.
            process (CLKB)
41.
            begin
42.
                     if(rising edge(CLKB)) then
43.
                       if(REA = '1') then
44.
                             D_out <= temp(conv_integer(ADDRB));</pre>
45.
46.
                             D out <= (others=>'Z');
47.
                     end if;
48.
                     end if;
49.
            end process;
50.
```

```
51. end behave;
```

Gray Counter:

```
1. LIBRARY ieee;
2. USE ieee.std logic 1164.ALL;
3. USE ieee.numeric std.ALL;
5. Entity Gray Counter IS
6. Port (Clock, Reset, En: IN std logic;
7.
         Count out:OUT std logic vector(3 downto 0));
8. End Entity Gray Counter;
10. Architecture Counter Beh of Gray Counter is
      SIGNAL CS, NS, tmp, tmp next: std logic vector (3 DOWNTO 0);
12.
      Begin
    process (Reset, Clock) is
13.
14.
       Begin
15.
       If (Reset ='1') then
                                   --Asynchorouns Reset
            CS <= "0000";
16.
17.
      Elsif(rising edge(Clock)) then
            If (En = 11) then
18.
19.
            CS <= NS;
20.
         End if;
21.
       End If;
22.
    End process;
23.
24.
      tmp <= CS XOR ('0' & tmp(3 DOWNTO 1));</pre>
25.
      tmp next <= std logic vector(unsigned(tmp) + 1);</pre>
      NS \leq tmp next XOR ('0' & tmp next(3 DOWNTO 1));
26.
      Count out <= CS;
27.
28. End Counter Beh;
```

Gray to Binary:

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3. use IEEE.STD_LOGIC_UNSIGNED.ALL;
4.
5. entity GrayToBin is
6. port
7. (
8. G: in std_logic_vector (3 downto 0); -- G is the gray_in
9. B: out std_logic_vector (3 downto 0) -- B is the bin_out
10. );
11. end GrayToBin;
12.
13. architecture behav of GrayToBin is
14.
15. begin
```



I-Credit Hours Engineering Programs (i.CHEP)

```
16.
17. B(3) <= G(3);
18. B(2) <= G(3) xor G(2);
19. B(1) <= G(3) xor G(2) xor G(1);
20. B(0) <= G(3) xor G(2) xor G(1) xor G(0);
21.
22. end behav;
```

Router:

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. entity router is
4. generic( n : integer :=7);
5. port( datai1, datai2, datai3, datai4: in std logic vector(n downto 0);
         reset, wclk, rclk, wr1, wr2, wr3, wr4: in std logic;
7.
            datao1,datao2,datao3,datao4: out std logic vector(n downto 0));
8. end router;
9.
10. architecture Behavioral of router is
11. component reg8 is
        Port ( Data in : in STD LOGIC vector(7 downto 0);
12.
13.
                Clock: in STD LOGIC;
14.
               Clock En : in STD LOGIC;
15.
               Reset : in STD LOGIC;
16.
               Data out : out STD LOGIC vector(7 downto 0));
17. end component reg8;
18. FOR reg1: reg8 USE ENTITY work.reg8 (Behavioral);
19. FOR reg2: reg8 USE ENTITY work.reg8 (Behavioral);
20. FOR reg3: reg8 USE ENTITY work.reg8 (Behavioral);
21. FOR reg4: reg8 USE ENTITY work.reg8 (Behavioral);
22. component DeMUX1 4 is
23.
        port
24.
        (
25.
            Sel: in std logic vector(1 downto 0);
26.
            En: in std \overline{\log}ic;
27.
            d_in: in std_logic vector(7 downto 0);
28.
            d out1, d out2, d out3, d out4: out std logic vector(7 downto 0)
29.
         );
30. end component DeMUX1 4;
31. FOR mux1: DeMUX1 4 USE ENTITY work.DeMUX1 4 (DeMUX1to4);
32. FOR mux2: DeMUX1 4 USE ENTITY work.DeMUX1 4 (DeMUX1to4);
33. FOR mux3: DeMUX1 4 USE ENTITY work.DeMUX1 4 (DeMUX1to4);
34. FOR mux4: DeMUX1_4 USE ENTITY work.DeMUX1_4 (DeMUX1to4);
35. component FIFO is
36. generic(
37.
        dataw : integer := 7);
38. port( reset: in std logic :='1';
39.
          rclk,wclk: in std logic;
40.
                    rreq, wreq: in std logic;
41.
                    datain: in std logic vector(dataw downto 0);
42.
                    dataout: out std logic vector(dataw downto 0);
```

```
43.
                    empty, full: out std logic);
44.
45. end component FIFO;
46. FOR
         FIFO1: FIFO USE ENTITY work.FIFO(struct);
47. FOR
           FIFO2: FIFO USE ENTITY work.FIFO(struct);
48. FOR
           FIFO3: FIFO USE ENTITY work.FIFO(struct);
49. FOR
           FIFO4: FIFO USE ENTITY work.FIFO(struct);
50. FOR
           FIFO5: FIFO USE ENTITY work.FIFO(struct);
51. FOR
           FIFO6: FIFO USE ENTITY work.FIFO(struct);
52. FOR
           FIFO7: FIFO USE ENTITY work.FIFO(struct);
53. FOR
           FIFO8: FIFO USE ENTITY work.FIFO(struct);
54. FOR
           FIFO9: FIFO USE ENTITY work.FIFO(struct);
55. FOR
           FIFO10: FIFO USE ENTITY work.FIFO(struct);
56. FOR
           FIF011: FIF0 USE ENTITY work.FIF0(struct);
57. FOR
           FIF012: FIF0 USE ENTITY work.FIF0(struct);
58. FOR
           FIF013: FIF0 USE ENTITY work.FIF0(struct);
59. FOR
           FIF014: FIF0 USE ENTITY work.FIF0(struct);
60. FOR
            FIF015: FIF0 USE ENTITY work.FIF0(struct);
61. FOR
           FIFO 16: FIFO USE ENTITY work.FIFO(struct);
62. component RR Schedular IS
63. Port (Clock: IN std logic;
64.
           din1, din2, din3, din4: IN std logic vector(7 downto 0);
65.
           dout: OUT std logic vector (7 \text{ downto } 0);
66. End component RR Schedular;
67. FOR
            RR1: RR Schedular USE ENTITY work.RR Schedular (RR Fsm);
            RR2: RR Schedular USE ENTITY work.RR Schedular (RR Fsm);
68. FOR
69. FOR
            RR3: RR Schedular USE ENTITY work.RR Schedular (RR Fsm);
70. FOR
            RR4: RR Schedular USE ENTITY work.RR Schedular (RR Fsm);
71.
72. signal Data out1, Data out2, Data out3, Data out4: STD LOGIC vector (7 downto
  0); -- reg outputs & demux inputs
73. signal
   Demux out1, Demux out2, Demux out3, Demux out4, Demux out11, Demux out12, Demux ou
   t13, Demux out14, Demux out21, Demux out22, Demux out23, Demux out24, Demux out31,
   Demux out32, Demux out33, Demux out34: STD LOGIC vector(7 downto 0); --demux
   outputs
74. signal
   EM, FULL, EM1, FULL1, EM2, FULL2, EM3, FULL3, EM4, FULL4, EM5, FULL5, EM6, FULL6, EM7, FULL
   7, EM8, FULL8, EM9, FULL9, EM10, FULL10, EM11, FULL11, EM12, FULL12, EM13, FULL13, EM14, F
   ULL14, EM15, FULL15, EM16, FULL16: std logic;
75. signal
   FIFOout1, FIFOout2, FIFOout3, FIFOout4, FIFOout5, FIFOout6, FIFOout7, FIFOout8, FIFO
   out9, FIFOout10, FIFOout11, FIFOout12, FIFOout13, FIFOout14, FIFOout15, FIFOout16:S
   TD_LOGIC_vector(7 downto 0);--FIFO outputs
76. signal sel1, sel2, sel3, sel4: std_logic_vector(1 downto 0);
77. signal allowread: std logic vector(3 downto 0);
78. signal nextt: std logic vector(3 downto 0);
79. signal
   write1, write2, write3, write4, write5, write6, write7, write8, write9, write10, write
   11, write12, write13, write14, write15, write16:std logic;
80. signal w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16:std logic;
81. signal r:std logic;
82. signal sync, nsync: std logic vector(1 downto 0);
83. begin
```



```
84. req1: req8
85. PORT MAP(datai1, wclk, wr1, reset, Data out1);
86. reg2: reg8
87. PORT MAP(datai2, wclk, wr2, reset, Data out2);
88. reg3: reg8
89. PORT MAP(datai3, wclk, wr3, reset, Data out3);
90. req4: req8
91. PORT MAP (datai4, wclk, wr4, reset, Data out4);
92. --demux
93. sel1<=Data out1(1 downto 0);
94. sel2<=Data out2(1 downto 0);
95. sel3<=Data out3(1 downto 0);
96. sel4<=Data out4(1 downto 0);
97. w1 \le not(FULL) and (not(sel1(1) or sel1(0))) and wr1;
98. w2 \le not(FULL1) and not(sel2(1) or sel2(0)) and wr2;
99. w3 \le not(FULL2) and not(sel3(1) or sel3(0)) and wr3;
100. w4 \le not(FULL3) and not(sel4(1) or sel4(0)) and wr4;
101. w5 \le not(FULL4) and (not(sel1(1))) and sel1(0)) and wr1;
102. w6 \le not(FULL5) and (not(sel2(1)) and sel2(0)) and wr2;
103. w7 \le not(FULL6) and (not(sel3(1))) and sel3(0)) and wr3;
104. w8 \le not(FULL7) and (not(sel4(1))) and sel4(0)) and wr4;
105. w9 \le not(FULL8) and (not(sel1(0))) and sel1(1)) and wr1;
106. w10<=not(FULL9) and (not(sel2(0)) and sel2(1)) and wr2;
107. w11<=not(FULL10) and (not(sel3(0)) and sel3(1)) and wr3;
108. w12 \le not(FULL11) and (not(sel4(0))) and sel4(1)) and wr4;
109. w13 \le not(FULL12) and (sel1(1) and sel1(0)) and wr1;
110. w14 \le not(FULL13) and (sel2(1) and sel2(0)) and wr2;
111. w15 \le not(FULL14) and (sel3(1) and sel3(0)) and wr3;
112. w16 \le not(FULL15) and (sel4(1) and sel4(0)) and wr4;
113. mux1: DeMUX1 4
114. PORT MAP(sel1,wr1,Data out1,Demux out1,Demux out2,Demux out3,Demux out4);
115. mux2: DeMUX1 4
116. PORT
   MAP(sel2,wr2,Data out2,Demux out11,Demux out12,Demux out13,Demux out14);
117. mux3: DeMUX1 4
118. PORT
   MAP(sel3,wr3,Data out3,Demux out21,Demux out22,Demux out23,Demux out24);
119. mux4: DeMUX1 4
120. PORT
   MAP(sel4,wr4,Data out4,Demux out31,Demux out32,Demux out33,Demux out34);
121. --FIFO
122. FIFO1: FIFO
123. PORT MAP(reset,rclk,wclk,not(EM) and allowread(0),w1
   , Demux out1, FIFOout1, EM, FULL);
124. FIFO2: FIFO
125. PORT MAP (reset, rclk, wclk, not (EM1) and
   allowread(1), w2, Demux out11, FIFOout2, EM1, FULL1);
126. FIFO3: FIFO
127. PORT MAP (reset, rclk, wclk, not (EM2) and
   allowread(2), w3, Demux out21, FIFOout3, EM2, FULL2);
128. FIFO4: FIFO
129. PORT MAP (reset, rclk, wclk, not (EM3) and
   allowread(3), w4, Demux out31, FIFOout4, EM3, FULL3);
130. FIFO5: FIFO
```



```
131. PORT MAP (reset, rclk, wclk, not (EM4) and
   allowread(0), w5, Demux out2, FIFOout5, EM4, FULL4);
132. FIFO6: FIFO
133. PORT MAP (reset, rclk, wclk, not (EM5) and
   allowread(1), w6, Demux out12, FIFOout6, EM5, FULL5);
134. FIFO7: FIFO
135. PORT MAP (reset, rclk, wclk, not (EM6) and
   allowread(2), w7, Demux out22, FIFOout7, EM6, FULL6);
136. FIFO8: FIFO
137. PORT MAP (reset, rclk, wclk, not (EM7) and
   allowread(3), w8, Demux out32, FIFOout8, EM7, FULL7);
138. FIFO9: FIFO
139. PORT MAP (reset, rclk, wclk, not (EM8) and
   allowread(0), w9, Demux out3, FIFOout9, EM8, FULL8);
140. FIF010: FIF0
141. PORT MAP (reset, rclk, wclk, not (EM9) and
   allowread(1), w10, Demux out13, FIFOout10, EM9, FULL9);
142. FIFO11: FIFO
143. PORT MAP (reset, rclk, wclk, not (EM10) and
   allowread(2), w11, Demux out23, FIFOout11, EM10, FULL10);
144. FIFO12: FIFO
145. PORT MAP (reset, rclk, wclk, not (EM11) and
   allowread(3), w12, Demux out33, FIFOout12, EM11, FULL11);
146. FIF013: FIF0
147. PORT MAP(reset, rclk, wclk, not (EM12) and allowread(0), w13
   , Demux out4, FIFOout13, EM12, FULL12);
148. FIF014: FIF0
149. PORT MAP (reset, rclk, wclk, not (EM13) and
   allowread(1), w14, Demux out14, FIFOout14, EM13, FULL13);
150. FIFO15: FIFO
151. PORT MAP (reset, rclk, wclk, not (EM14) and
   allowread(2), w15, Demux out24, FIFOout15, EM14, FULL14);
152. FIFO 16: FIFO
153. PORT MAP (reset, rclk, wclk, not (EM15) and
   allowread(3),w16,Demux out34,FIFOout16,EM15,FULL15);
154. --RR
155. RR1: RR Schedular
156. port map(rclk, FIFOout1, FIFOout2, FIFOout3, FIFOout4, datao1);
157. RR2: RR Schedular
158. port map(rclk, FIFOout5, FIFOout6, FIFOout7, FIFOout8, datao2);
159. RR3: RR Schedular
160. port map(rclk, FIFOout9, FIFOout10, FIFOout11, FIFOout12, datao3);
161. RR4: RR Schedular
162. port map(rclk, FIFOout13, FIFOout14, FIFOout15, FIFOout16, datao4);
163.
164. p1:PROCESS (reset, rclk)
165. BEGIN
166. if (reset='1') then
167. allowread<="0100";
168. else IF (rising edge(rclk)) THEN
169.
        allowread <= nextt;</pre>
             end if;
170.
171.
             end if;
172.
             end process;
```



I-Credit Hours Engineering Programs (i.CHEP)

```
173.
174. p2:PROCESS (allowread)
175. begin
176.
        CASE allowread IS
177.
        WHEN "0001" =>
178.
         nextt<="0010";
      WHEN "0010"=>
179.
        nextt<= "0100";
180.
181.
      WHEN "0100" =>
182.
        nextt<= "1000";
183.
        WHEN "1000" =>
184.
       nextt<= "0001";
185.
            when others =>
186.
            nextt<= "0001";
187. END CASE;
188. END PROCESS;
189. end Behavioral;
```

Appendix B – <<VHDL Test Bench Source Code>>

```
1. LIBRARY ieee;
2.
     USE ieee.std logic 1164.ALL;
3.
     USE ieee.numeric std.ALL;
4.
5.
   ENTITY routerth is
6.
7.
   END routertb;
8.
9.
    ARCHITECTURE behavior OF routerth IS
10.
11.
      -- Component Declaration
12. COMPONENT router is
13.
14. generic( n : integer :=7);
15. port( datail, datai2, datai3, datai4: in std logic vector(n downto 0);
16.
           reset, wclk, rclk, wr1, wr2, wr3, wr4: in std logic;
17.
                    datao1, datao2, datao3, datao4: out std logic vector (n downto
   0));
18.
19. end component router;
20.
21.
        --Inputs
22.
23.
        signal reset, wclk, rclk, wr1, wr2, wr3, wr4 : std logic := '0';
24.
        signal datai1, datai2, datai3, datai4:std logic vector(7 downto 0);
25.
26.
27.
             --Outputs
28.
        signal datao1,datao2,datao3,datao4:std logic vector(7 downto 0);
29.
30.
```

```
31.
        -- Clock period definitions
32.
        constant rclk period : time := 10 ns;
33.
        constant wclk period : time := 10 ns;
34.
35.
      BEGIN
36.
37.
38.
       -- Component Instantiation
39.
             uut: router PORT MAP (
40.
              reset => reset,
41.
              rclk => rclk,
42.
              wclk => wclk,
43.
              wr1=> wr1,
44.
               wr2 => wr2,
45.
                             wr3 => wr3,
46.
                             wr4 => wr4,
47.
                             datai1=>datai1,
48.
                             datai2=>datai2,
49.
                             datai3=>datai3,
50.
                             datai4=>datai4,
51.
                             datao1=>datao1,
52.
                             datao2=>datao2,
53.
                             datao3=>datao3,
54.
                             datao4=>datao4
55.
             );
56. rclk process :process
57.
       begin
58.
                    rclk <= '0';
59.
                    wait for rclk period/2;
                    rclk <= '1';
60.
                    wait for rclk period/2;
61.
62.
       end process;
63.
64.
       wclk process :process
65.
       begin
66.
                    wclk <= '1';
67.
                    wait for wclk period/2;
                    wclk <= '0';
68.
69.
                    wait for wclk period/2;
70.
      end process;
71.
      -- Test Bench Statements
72.
         tb : PROCESS
73.
         BEGIN
               reset<='1'; the round robin begins its cycle from the first
74.
 rising edge of the read clk.
75.
                    wait for 10 ns;
76. --so here each RR has read from the first FIFO in each port
77.
                    reset<='0';
78.
              wr1<='1';
79.
                    wr2<='1';
80.
                    wr3<='1';
81.
                    wr4<='1';
             datai1<="00011010";
82.
83.
                    datai2<="11100001";
```


```
datai3<="10000110";
84.
85.
                    datai4<="01111111";
86.
               wait for 10 ns; --so here each RR has read from the second FIFO in
  each port
87.
               wr1<='1';
88.
                    wr2<='1';
89.
                    wr3<='1';
                    wr4<='1';
90.
                    datai1<="11000100";
91.
92.
                    datai2<="101111100";
93.
                    datai3<="11000100";
94.
                    datai4<="101111100";
95.
                    wait for 10 ns;
96. --so here each RR has read from the third FIFO in each port
              datai1<="11011011";
97.
98.
                    datai2<="11000001";
99.
                     datai3<="11000110";
100.
                    datai4<="111111101";
101.
                     wr1<='0';
102.
                    wr2<='0';
103.
                    wr3<='0';
104.
                    wr4<='0';
105.
          wait for 10 ns;
106. --so here each RR has read from the fourth FIFO in each port
               assert (datao4 = "011111111")
107.
108.
               Report ("error reading from FIFO 16");
109.
               wr1<='1';
110.
                    wr2<='1';
111.
                    wr3<='1';
112.
                    wr4<='1';
113.
           wait for 10 ns;
114. --so here each RR has read from the first FIFO in each port, and in this
  rotation data were already stored
                    assert(datao1 = "11000100")
115.
116.
                    Report ("error reading from FIFO 1");
117.
                    assert(datao3 = "00011010")
118.
                    Report ("error reading from FIFO 9");
119.
                    datai1<="10000001";
120.
                    datai2<="10001011";
121.
                    datai3<="10000111";
122.
                    datai4<="10001111";
                    wr1<='1';
123.
124.
                    wr2<='1';
125.
                    wr3<='1';
126.
                    wr4<='1';
127.
                    wait for 10 ns;
128. -- so here each RR has read from the second FIFO in each port, and in this
  rotation data were already stored
129.
                    assert (datao1 = "101111100")
130.
                    Report ("error reading from FIFO 2");
131.
                     assert (datao2 = "11100001")
132.
                    Report ("error reading from FIFO 6");
133.
                    reset<='0';
134.
               wr1<='0';
```

```
wr2<='0';
135.
136.
                    wr3<='0';
137.
                    wr4<='0';
138.
              wait for 10 ns;--so here each RR has read from the third FIFO in
  each port, and in this rotation data were already stored
                    assert(datao1 = "11000100")
139.
140.
                    Report ("error reading from FIFO 3");
141.
                    assert (datao3 = "10000110")
142.
                    Report ("error reading from FIFO 11");
143.
               datai1<="11011001";
144.
                    datai2<="11000011";
145.
                    datai3<="11000111";
146.
                    datai4<="111111111";</pre>
147.
                     wr1<='1';
148.
                    wr2<='1':
149.
                    wr3<='1';
150.
                    wr4<='1';
151.
          wait for 10 ns;
152. --so here each RR has read from the fourth FIFO in each port, and in this
  rotation data were already stored
                    assert(datao1 = "101111100")
154.
                    Report ("error reading from FIFO 4");
155.
                    assert (datao2 = "111111101")
                    Report ("error reading from FIFO 8");
156.
                    assert (datao4 = "10001111")
157.
158.
                    Report ("error reading from FIFO 16");
159.
                    reset<='0';
160.
               wr1<='0';
161.
                    wr2<='0';
162.
                    wr3<='0';
163.
                    wr4<='0';
164.
              wait for 10 ns;
165. --so here each RR has read from the first FIFO in each port, and in this
  rotation data were already stored
166.
                datai1<="10000001";
167.
                    datai2<="10001011";
168.
                    datai3<="10000111";
169.
                    datai4<="10001111";
170.
                    wr1<='1';
                    wr2<='1';
171.
                    wr3<='1';
172.
173.
                    wr4<='1';
174.
                    wait for 10 ns;
175. -- so here each RR has read from the second FIFO in each port, and in this
  rotation data were already stored
176.
177.
178.
        END PROCESS tb;
      -- End Test Bench
179.
180.
181.
      END;
182.
```


1.

Appendix C - << Simulation Waveform Output>>


1. Register



2. DeMux




3. Block RAM




4. Gray Counter



5. Gray to Binary Converter



6. FIFO Controller



7. FIFO



8. Round Robin scheduler



9. Router

