

Catapult HLS Modeling using SystemC and Matchlib

Stuart Swan
HLS IP/Platform Architect

11 September 2019



Why use HLS?

- Automatic scheduling, resource sharing, pipelining
- Easier retargeting to different silicon technologies
- More abstract design models
- Enable more DV and debugging to occur at higher abstraction level
- Make architectural exploration feasible



Why use C++ for HLS?

- Templates, classes, inheritance, ...
- Easy integration of existing C/C++ models
- Simulation speed
- ...



Why use SystemC + Matchlib for HLS?

- SystemC provides HDL semantics on top of C++ language
 - time, module structure, hierarchy, channels, HW semantics, resets, signals
- SC enables time based behaviors to be cleanly modeled and verified prior to synthesis (as compared to pure C++ HLS)
- SC integrates nicely with HDL simulators
- Matchlib enables models to be "throughput accurate" pre-HLS



How does Catapult SC synthesis differ from C++ synthesis?

- Primary difference is in input language
- Once code is read in by Catapult, 90% of flow and usage is same.



SC Combinational Process

```
3 #pragma once
 5 #include "stdlib.h"
 6 #include "mc trace.h"
 8 #pragma hls design top
9 class and gate : public sc module {
10 public:
    sc in<bool> INIT S1(in1);
    sc in<bool> INIT S1(in2);
    sc out<bool> INIT S1(out1);
14
15
    SC CTOR(and gate)
16
17
      SC METHOD(run);
      sensitive << in1 << in2;
19
20
    void run() {
22
       out1 = in1.read() & in2.read();
23
24 };
```

HLS Input

```
10 //
12 // Design Unit: and gate
14
15
16 module and gate (
     in1, in2, out1
18);
19
     input in1;
20<sub>r</sub> input in2;
21
     output out1;
22
23
24
     // Interconnect Declarations for Component Instantiations
     assign out1 = in1 & in2;
27 endmodule
28
29
```

HLS Output



SC Sequential Process

```
10 #pragma hls design top
11 class flop : public sc module {
12 public:
    sc in<bool>
                     INIT S1(clk);
    sc in<bool>
                     INIT S1(rst bar);
    sc in<uint32 t> INIT S1(in1);
    sc out<uint32 t> INIT S1(out1);
17
    SC CTOR(flop)
19
      SC THREAD(process);
20
      sensitive << clk.pos();
21
22
      async reset signal is(rst bar, false);
23
24
    void process() {
      // this is the reset state:
27
      out1 = 0;
      wait();
29
30
      // this is the non-reset state:
31
      while (1) {
32
         out1 = in1.read();
33
         wait();
34
35
36 };
```

HLS Input

```
16 module flop process (
    clk, rst bar, in1, out1
18);
19
    input clk;
    input rst bar;
    input [31:0] in1;
    output [31:0] out1;
23
    reg [31:0] out1;
24
25
26
    // Interconnect Declarations for Component Instantiations
    always @(posedge clk or negedge rst bar) begin
29
     if ( ~ rst bar ) begin
30
        31
      end
      else begin
        out1 <= in1;
34
      end
35
    end
36 endmodule
```

HLS Output



Important to understand how HLS sees your SC model:

- Set of processes communicating only thru signals (sc_signal<>)
- For synthesis purposes, hierarchy is irrelevant (it is preserved in the RTL however)
- HLS synthesis occurs on each process one at a time, in complete isolation
 - No analysis/optimizations across processes
 - Huge designs can be synthesized thru HLS, as long as each process is not too large
- Each combinational process (SC_METHOD) becomes combinational logic in RTL
- Each sequential process becomes exactly one FSM + Datapath in RTI




How HLS sees your SC model (continued)

- Primary optimizations done by HLS are in construction of the FSM and Datapath (e.g. resource sharing).
- Unlike RTL synthesis, HLS is (usually) allowed to add clock cycles (latency) into design to improve QOR
 - e.g. often loops are pipelined to maintain thruput while latency is added by HLS
- Properly constructed models and proper usage of HLS should show no functional differences (aside from latency differences) pre and post HLS.
- For SC HLS, reset behaviors and IO protocols are present in pre-HLS model and synthesized into RTL together with rest of model



Simple Example of HW Architectural Model using SC + Matchlib





spark_plug_producer

```
15 class spark plug producer : public sc module {
16 public:
     sc in<bool>
                                     INIT S1(clk);
     Connections::Out<spark plug t> INIT_S1(spark plugs);
19
     SC CTOR(spark plug producer) {
       SC THREAD(main);
21
22
       sensitive << clk.pos();
23
24
     void main() {
26
       int count=0;
27
       while (1) {
         spark plug t spark plug;
29
         spark plug.spark plug = count++;
30
31
         spark plugs.Push(spark plug);
         wait(\overline{3});
         if (rand() & 1)
34
           wait(3);
35
36
37 };
```

produces new spark_plug every 3-6 seconds



engine_producer

```
39 class engine producer : public sc module {
40 public:
    sc in<bool>
                                INIT S1(clk);
     Connections::Out<engine_t> INIT_S1(engines);
43
     SC CTOR(engine producer) {
45
       SC THREAD(main);
       sensitive << clk.pos();
46
47
     void main() {
50
      int count=0;
51
52
      while (1) {
         engine t engine;
53
54
         engine.engine = count++;
         engines.Push(engine);
56
         wait(20);
57
58
59 };
```

produces new engine every 20 seconds



chassis_producer

```
61 class chassis producer : public sc module {
62 public:
     sc in<bool>
                                  INIT S1(clk);
     Connections::Out<chassis t> INIT S1(chassis out);
65
66
     SC CTOR(chassis producer) {
       SC THREAD(main);
67
       sensitive << clk.pos();
69
7Θ
71
    void main() {
72
       int count=0;
73
74
      while (1) {
75
        chassis t chassis;
        chassis.chassis = count++;
        chassis out.Push(chassis);
77
         wait(25);
79
81 };
```

produces new chassis every 25 seconds



car_consumer

```
83 class car consumer : public sc module {
84 public:
     sc in<bool>
                             INIT S1(clk);
     Connections::In<car t> INIT S1(cars);
     SC CTOR(car consumer) {
       SC THREAD(main);
       sensitive << clk.pos();
92
     void main() {
       int count = 0;
       while (1) {
         cars.Pop();
         ++count;
         LOG("got car # " << count);
         if (count == 10)
           LOG("total cars produced: " << count);
101
           LOG("time per car: " << sc time stamp() / count);
103
           sc stop();
104
105
106
107 };
```

consumes cars as quickly as possible



Simple car_factory

```
139 #if defined(SIMPLE)
140 class car factory : public sc module {
141 public:
     sc in<bool>
                                    INIT S1(clk);
     Connections::In<spark plug t> INIT S1(spark plugs);
     Connections::In<engine t>
                                    INIT S1(engines);
     Connections::In<chassis t>
                                    INIT S1(chassis);
     Connections::Out<car t>
146
                                    INIT S1(cars);
147
      Connections::Combinational<engine t> INIT S1(finished engines);
148
149
                            INIT S1(spark plug robot1);
150
      spark plug robot
      engine install robot INIT S1(engine install robot1);
151
152
153
      SC CTOR(car factory)
154
        spark plug robot1.clk(clk);
155
        spark plug robot1.spark plugs(spark plugs);
156
        spark plug robot1.engines in(engines);
157
        spark plug robot1.engines out(finished engines);
158
159
        engine install robot1.clk(clk);
160
        engine install robot1.chassis(chassis);
161
162
        engine install robot1.engines(finished engines);
        engine install robot1.cars(cars);
163
164
165 };
166
```



spark_plug_robot

```
71 class spark plug robot : public sc module {
72 public:
     sc in<bool>
                                      INIT S1(clk);
     Connections::In<spark plug t>
                                      INIT S1(spark plugs);
     Connections::In<engine t>
                                      INIT S1(engines in);
     Connections::Out<engine t>
                                      INIT S1(engines out);
     SC SIG(bool, busy);
     SC SIG(bool, maintenance);
79
     SC CTOR(spark plug robot)
81
       SC THREAD(main);
       sensitive << clk.pos();
 85
     void main() {
        int count = 0;
       while (1) {
88
89
           engine t engine in = engines in.Pop();
           for (int i=0; i < engine t::plugs; i++)</pre>
              engine in.spark plugs[i] = spark plugs.Pop();
91
           busy = 1;
           wait(60);
           busy = 0;
           engines out.Push(engine in);
           if ((count++ & 1) && (rand() & 3))
96
             maintenance = 1;
             wait(60);
             maintenance = 0;
101
104 1
```

Consumes 4 spark_plugs and 1 unfinished engine Produces finished_engine after 60 seconds After every other engine, 75% of time needs 60 seconds of maintenance (ie idle time)



engine_install_robot

```
106 class engine install robot : public sc module {
107 public:
                                   INIT S1(clk);
108
     sc in<bool>
     Connections::In<chassis t> INIT S1(chassis);
     Connections::Iñ<engine t>
                                   INIT S1(engines);
      Connections::0ut<car t>
                                   INIT S1(cars);
      SC SIG(bool, busy);
112
113
114
      SC CTOR(engine install robot)
115
116
        SC THREAD(main);
117
        sensitive << clk.pos();
118
119
120
      void main() {
121
       while (1) {
122
         car t car;
123
         car.chassis = chassis.Pop();
124
         car.engine = engines.Pop();
125
         busy = 1;
126
         wait(30);
127
         busy = 0;
128
         cars.Push(car);
129
130
131 };
```

Consumes 1 chassis and 1 finished_engine Produces car after 30 seconds




Running simple car_factory

```
107 s top.car_consumer1 got car # 1
172 s top.car_consumer1 got car # 2
300 s top.car_consumer1 got car # 3
365 s top.car_consumer1 got car # 4
433 s top.car_consumer1 got car # 5
498 s top.car_consumer1 got car # 6
626 s top.car_consumer1 got car # 7
691 s top.car_consumer1 got car # 8
759 s top.car_consumer1 got car # 9
827 s top.car_consumer1 got car # 10
827 s top.car_consumer1 total cars produced: 10
827 s top.car_consumer1 time per car: 82700 ms
Info: /OSCI/SystemC: Simulation stopped by user.
```

Goal is to produce each car in smallest amount of time



Running simple car_factory



Overutilized

Underutilized

Sequential car_factory

```
#elif defined(SEQUENTIAL)
class car factory : public sc module {
public:
 sc in<bool>
                                INIT S1(clk);
  Connections::In<spark plug t> INIT S1(spark plugs);
  Connections::In<engine t>
                                INIT S1(engines);
  Connections::In<chassis t>
                                INIT S1(chassis):
  Connections::Out<car t>
                                INIT S1(cars);
  SC CTOR(car factory)
   SC THREAD(main);
    sensitive << clk.pos();
  SC SIG(bool, spark plug robot busy);
  SC SIG(bool, spark plug robot maintenance);
  SC SIG(bool, engine install robot busy);
  void main() {
    spark plug t plugs[engine t::plugs];
    int plug count = 0;
    engine t unfinished engine;
    int unfinished engine count = 0;
    engine t finished engine;
    int finished engine count = 0;
    chassis t chassis inst;
    int chassis@count = 0;
    int spark ptug robot count = 0;
   while (1) {
     if (plug count < engine t::plugs)</pre>
       if (spark plugs.PopNB(plugs[plug count]))
          ++plug count;
      if (unfinished engine count == 0)
        if (engines.PopNB(unfinished engine))
          ++unfinished engine count;
      if (chassis count == 0)
        if (chassis.PopNB(chassis inst))
          ++chassis count;
```

```
if ((unfinished engine count == 1) && (plug count == engine t::plugs)
  && (finished engine count == 0))
finished engine = unfinished engine;
for (int i=0; i < engine t::plugs; i++)</pre>
   finished engine.spark plugs[i] = plugs[i];
spark plug robot busy = 1;
wait(60):
spark plug robot busy = 0;
if ((spark plug robot count++ & 1) && (rand() & 3))
   spark plug robot maintenance = 1;
   wait(60);
   spark plug robot maintenance = 0;
finished engine count = 1;
plug count = 0;
unfinished engine count = 0;
if ((finished engine count == 1) && (chassis count == 1))
  car t car;
  car.chassis = chassis inst:
  car.engine = finished engine;
  engine install robot busy = 1;
 wait(30);
  engine install robot busy = 0;
  cars.Push(car);
  finished engine count = 0;
  chassis count = 0;
wait();
```




Running sequential car_factory

```
106 s top.car_consumerl got car # 1
262 s top.car_consumerl got car # 2
361 s top.car_consumerl got car # 3
457 s top.car_consumerl got car # 4
556 s top.car_consumerl got car # 5
712 s top.car_consumerl got car # 6
811 s top.car_consumerl got car # 7
907 s top.car_consumerl got car # 8
1006 s top.car_consumerl got car # 8
1006 s top.car_consumerl got car # 9
1165 s top.car_consumerl got car # 10
1165 s top.car_consumerl total cars produced: 10
1165 s top.car_consumerl time per car: 116500 ms
Info: /OSCI/SystemC: Simulation stopped by user.
```

Car production time got worse!



Running sequential car_factory





Worse!

Worse!

Will HLS fix sequential car_factory?

- Can HLS split the single sequential process into 2 different processes to improve the utilization / QOR?
 - No. HLS always generates a single FSM+Datapath per SC process in the input model.
- OK, then can HLS generate single FSM that is the product of the 2 simpler state machines?
 - No. Even if it did, you would have "state explosion", leading to bad QOR due to a huge FSM.



The "state explosion" problem

5.1.1 State Explosion

A flat FSM suffers from *state explosion*, which occurs when multiple independent activities interfere in a single model. Assume that an FSM has to capture two independent activities, each of which can be in one of three states. The resulting FSM,

P.R. Schaumont, A Practical Introduction to Hardware/Software Codesign,
DOI 10.1007/978-1-4419-6000-9_5, © Springer Science+Business Media, LLC 2010

Copyrighted

134

5 Microprogrammed Architectures




Fig. 5.1 State explosion in FSM when creating a product state-machine

called a *product state-machine*, needs nine states to represent the overall model. The product state-machine needs to keep track of the current state from two independent state machines at the same time. Due to conditional state transitions, one state machine can remain in a single state while the other state machine proceeds to the next state. This results in multiple intermediate states such as A1, A2, and A3. Figure 5.1 illustrates the effect of state explosion in a product state-machine. Two state machines, FSM1 and FSM2, need to be merged into a single product state-machine FSM1xFSM2. In order to represent all individual states, 9 states are needed in total. The resulting number of state transitions (and state transition conditions) is even higher. Indeed, if we have *n* independent state transition conditions in the individual state machines, the resulting product state-machine can have up to 2ⁿ state transition conditions.




How do we fix the car_factory architecture?

- Primary problem in "simple" car_factory is overutilization of spark_plug_robot
- Obvious solution: add another spark_plug_robot



concurrent car_factory



spark_plugs_split and engines_split

```
class spark plugs split : public sc module {
public:
  sc in<bool>
                                     INIT S1(clk);
                                     INIT S1(spark plugs in);
  Connections::In<spark plug t>
  Connections::Out<spark plug t>
                                     INIT S1(spark plugs out1);
  Connections::Out<spark plug t>
                                     INIT S1(spark plugs out2);
  SC CTOR(spark plugs split)
    SC THREAD(main);
    sensitive << clk.pos();
  void main() {
   while (1) {
      spark plug t spark plug = spark plugs in.Pop();
     while (1) {
       if (spark plugs out1.PushNB(spark plug))
        if (spark plugs out2.PushNB(spark plug))
         break;
        wait();
```

```
class engines split : public sc module {
public:
  sc in<bool>
                                 INIT S1(clk);
  Connections::In<engine t>
                                 INIT S1(engines in);
  Connections::Out<engine t>
                                 INIT S1(engines out1);
  Connections::Out<engine t>
                                 INIT S1(engines out2);
  SC CTOR(engines split)
    SC THREAD(main);
    sensitive << clk.pos();
  void main() {
   while (1) {
      engine t engine = engines in.Pop();
     while (1) {
       if (engines out1.PushNB(engine))
          break;
       if (engines out2.PushNB(engine))
         break;
       wait();
```



engines_merge

```
class engines merge : public sc module {
public:
  sc in<bool>
                                 INIT S1(clk);
  Connections::In<engine t>
                                 INIT S1(engines in1);
  Connections::In<engine t>
                                 INIT S1(engines in2);
  Connections::Out<engine t>
                                 INIT S1(engines out);
  SC CTOR(engines merge)
    SC THREAD(main);
    sensitive << clk.pos();
  void main() {
    while (1) {
      engine t engine;
      while (1) {
        if (engines in1.PopNB(eligine))
          break:
        if (engines in2.PopNB(engine))
          break;
        wait();
      engines out.Push(engine);
```




Running concurrent car_factory

```
109 s top.car_consumer1 got car # 1
157 s top.car_consumer1 got car # 2
187 s top.car_consumer1 got car # 3
220 s top.car_consumer1 got car # 4
295 s top.car_consumer1 got car # 5
343 s top.car_consumer1 got car # 6
373 s top.car_consumer1 got car # 7
406 s top.car_consumer1 got car # 8
481 s top.car_consumer1 got car # 9
529 s top.car_consumer1 got car # 10
529 s top.car_consumer1 total cars produced: 10
529 s top.car_consumer1 time per car: 52900 ms
Info: /OSCI/SystemC: Simulation stopped by user.
```

Big improvement in car production time!



Running concurrent car_factory





Summing it up...

- In practice, SC modeling for HLS is a series of stepwise refinements that get to a good architectural model.
- You can do a lot of refinement & architectural analysis in pure SC model by analyzing the pre-HLS simulations.
- Use HLS to find latency/area/power issues and iterate with changes to the SC model source code.



SystemC HLS Process Structure and Blocking/Non-Blocking IO

- A process (SC_THREAD) is like an "always" block in Verilog that is sensitive to the clock.
 - Usually it is "bigger" than a Verilog always block because it is an implicit state machine, may be pipelined by catapult, etc.
 - Usually every "block" in the HW architecture diagram will imply at least one independent SC_THREAD in the HLS model.
- Process structure has a huge impact on HLS runtime and QOR
 - Big processes usually mean "big" FSMs with lots of states and transitions== bad QOR
 - So, knowing how to arrive at a "good" process structure is extremely important
 - We saw in the car_factory example how breaking the design down into simpler concurrent activities led to a more efficient implementation



Guidelines for arriving at a good process structure

- Usually IO is the biggest consideration in how to structure SC_THREADs.
- The ideal structure is usually an SC_THREAD with at least one blocking input (ie one Pop operation) and/or at least one blocking output (ie Push operation).
- At least one of the blocking inputs or outputs should be called unconditionally on every iteration of the main loop.
- If functionality can easily be expressed as independent SC_THREADs then it is generally better to do so they will run independently, have smaller control FSMs, etc.
- But, resources cannot be shared by Catapult across different SC_THREADs, and any communication between 2 SC_THREADs will take at least 1 clock cycle since they are clocked processes.



Unconditional blocking inputs or outputs...

- Why is it important to have at least one unconditional blocking input or output?
 - Usually the blocking IO is tied to each iteration of the main loop (which may be pipelined with for example II=1).
 - The blocking IO semantics and the clear II semantics clearly tie down the expected thruput requirements between the user and the HLS tool.
 - In contrast, if the IO is non-blocking, then even if the II=1 then Catapult may generate a state machine where on some iterations of a pipelined loop no actual IO occurs (since it is non-blocking)
 - Also, with blocking IO, the FSM will be in a clear "blocked" state when no IO can occur, and this makes idle state modeling easier (e.g. for power saving)



When do you need to use Non-blocking IO?

- Arbitration requires Peek or PopNB to all arbitrated inputs.
- Time-based splitting and merging of transaction streams requires PushNB and PopNB (respectively)
- There are cases where a process will need ALL non-blocking IO (all PopNB and PushNB), but it should be pretty rare.
 - In this case the process should be kept as small / simple as possible, ideally communicating with other processes that follow the guidelines above.
 - With all non-blocking IO, you will likely be modeling at very close to RTL level, and most likely HLS will just be translating SC RTL into Verilog RTL.



Summary: Prefer to use blocking IO over nonblocking IO.

- Your models will be simpler and more likely to have a good process structure.
- 100% blocking IO is called KPN (Kahn Process Networks)
 - KPN is deterministic
 - easier to verify.
- Non-blocking IO is sometimes needed, but introduces timing dependent behavior, and can make verification more difficult in some cases if the timing dependent behavior is externally visible.



Where to use wait() in HLS models

- Use 1 wait() statement at top of main loop to model the reset state.
- Only use wait() in HLS models within loops that have exclusively non-blocking IO.
- If you are modeling low-level protocols using sc_signal, you may need to use wait() (but you should try to avoid doing this!)
- You should not be using wait() anywhere else.



Always try to think first about the HW architecture of the model

- Put your HW architects in front of a white board and get them to talk!
- What are primary blocks, transaction streams and required thruputs?
- What activities can naturally be expressed as separate concurrent processes?
- Where does arbitration need to occur?
- How can the architecture be modified to reduce undesirable contention?
- How can data storage and lifetime be minimized?
- What are expensive resources that should be shared?
 - Either add into same process,
 - Or add arbiter to allow multiple processes to access



What should be left for Catapult to do?

- Automated microarchitecture generation:
 - Detailed scheduling
 - resource allocation and sharing
 - loop unrolling
 - loop pipelining
 - memory access scheduling and interfacing
 - FSM generation
 - meeting timing of target silicon



Conclusion

- Modeling a "good" process structure is key to getting good QOR thru HLS
- HLS tools such as Catapult can provide analysis feedback to help you identify "bad" process structures, but they will not automatically find a "good" one for you.
- Properly modeling the HW architecture and a good process structure is the responsibility of the HLS modeling engineers and HW architects



A Siemens Business