

EE3220 Digital Systems Design

Polar + CRC-16 Error Correction System


For Space-Z Mars Robot Communication

Team 4

2026

File Structure & Shared Package

Code Structure: polar_common_pkg.sv



Parameters

```
N = 64 // Codeword length  
K = 40 // Info bits (24 data + 16 CRC)  
F = 24 // Frozen bits
```

Bit Position Tables

0	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	24	25	36	38	38	40	41	44	48	49	50	52	52	56
INFO_POS																																			
0	1	15	23	27	29	30	31	32	33	34	35	36	37	38	39	40	41	42	45	45	46	47	51	53	54	55	57	58	59	60	61	62	63		

Blue = Information bits | Gray = Frozen bits (always 0)

Selection criteria: $\text{popcount}(i) \leq 3$, ranked by Bhattacharya parameter

Shared Functions

Function	Input → Output	Purpose
crc16_ccitt24()	24-bit data → 16-bit CRC	CRC-16-CCITT checksum
build_u()	24-bit data + 16-bit CRC → 64-bit u	Map bits to info positions
polar_transform64()	64-bit u → 64-bit v	Butterfly transform (self-inverse)

Encoder Workflow — Step 1: CRC-16 Computation


Encoding Step 1: CRC-16-CCITT Computation

```
function automatic logic [15:0]
    crc16_ccitt24(input logic [23:0] data);
    logic [15:0] crc;
    logic         fb;

    crc = 16'h0000;           // init = 0
    for (int i = 23; i >= 0; i--) begin
        fb   = data[i] ^ crc[15]; // feedback
        crc  = {crc[14:0], 1'b0}; // shift left
        if (fb) crc = crc ^ 16'h1021; // XOR poly
    end
    return crc;
endfunction
```

Polynomial:
 $x^{16} + x^{12} + x^5 + 1$

CRC Computation Flow Diagram



Input: $\text{data_in} = 24'hABCDEF$

Output: $\text{CRC-16} = \text{crc16_ccitt24}(24'hABCDEF)$


Process: MSB-first, 24 iterations, no reflect, no xorout

Key Specs:


- **Polynomial:** $G(x) = x^{16} + x^{12} + x^5 + 1$
- **Init:** $0x0000$
- **Processing:** MSB first ($\text{bit } 23 \rightarrow \text{bit } 0$)
- **XOR constant:** $0x1021$

Encoding Steps 2-3: Build u-vector & Polar Transform

Build u-vector



Polar Butterfly Transform




```

for s = 0..5:
    step = 2^(s+1), half = 2^s
    v[i+j+half] ^= v[i+j]


```

Self-inverse: same transform is used for decoding




All computed in `always_comb` — pure combinational, registered at pipeline boundaries.

Encoding Steps 2-3: Build u-vector & Polar Transform



St. 2: Polar Butterfly Transform




```

for s = 0..5:
    step =  $2^{(s+1)}$ , half =  $2^s$ 
    v[i+j+half] ^= v[i+j]

```



Self-inverse: same transform is used for decoding

St. 3: Encoder combinational logic summary



All computed in `always_comb` — pure combinational, registered at pipeline boundaries.

Encoder Pipeline: polar64_crc16_encoder.sv



All encoding computation (CRC + `build_u` + `transform`) happens combinationaly in Stage 1. Pipeline registers only add 2 cycles of latency for timing closure.


Decoding Steps 1-2: Inverse Polar Transform & Syndrome Extraction

(55%) — Step 1: Inverse Transform with visual

rx (64-bit received codeword, possibly corrupted)


polar_transform64(rx) Self-inverse:
 $\mathbb{F}_N^{-1} = \mathbb{F}_N$ over GF(2)

u_hat (64-bit estimated u-vector)




(45%) — Step 2: Syndrome Extraction with code and visual

```
systemverilog
// Step 2: extract 24-bit syndrome
// from frozen bit positions
for (int k = 0; k < 24; k++)
    syndrome[k] = u_hat[FROZEN_POS[k]];
```



Decoding Step 3: Syndrome Matching & Error Correction (t=3)

Increasing search complexity ↓





Column Syndrome Lookup Table (COL_SYN[0..63])

Bit Position j	COL_SYN[j] (24-bit)
1	FFFFFFh
0	FFFFFFh
1	AB77BEh
2	CDBBDCh
3	89339Ch
...	...
32	FFFF00h
...	...
63	800000h

All 64 entries are UNIQUE → guarantees unique decoding for weight ≤ 3

$COL_SYN[j]$ = projection of **polar_transform64**(unit vector e_j) onto frozen-bit positions. Each single-bit error produces a unique 24-bit signature. Multi-bit errors: XOR the individual signatures and match.

Decoder Pipeline: polar64_crc16_decoder.sv



Property	Encoder	Decoder
Pipeline stages	3 (start→pipe0→pipe1→done)	3 (start→pipe0→pipe1→done)
Done latency	Exactly 2 cycles	Exactly 2 cycles (≤ 12 allowed)
Comb logic	CRC + build_u + transform	Transform + syndrome search + CRC verify
Comb complexity	$O(N)$	$O(N^3)$ — weight-3 search

Verification Results & Summary

Test results (tb_basic.sv)

Test Case	Error Injection	Expected	Result
Case A: 0 flips	None	valid=1, data=ABCDEF	PASS
Case B-1: 1 flip (bit 5)	1 bit	valid=1, data=ABCDEF	PASS
Case B-2: 2 flips (bit 0,63)	2 bits	valid=1, data=ABCDEF	PASS
Case B-3: 3 flips (bit 0,1,63)	3 bits	valid=1, data=ABCDEF	PASS
Case C: 4 flips (bit 0,1,2,3)	4 bits	valid=0 (reject)	PASS
Fail-safe: 5 flips	5 bits	valid=0 or correct	PASS

SMOKE SCORE: 30/30

tb_basic is a smoke test; full grading uses tb_hidden with randomized regression.

System Summary

Code Rate:
0.625

d_min = 8

Correction:
≤3 bits

Detection:
4 bits

- Shared parameter package ensures encoder/decoder consistency
- CRC-16 provides secondary error detection
- Column syndrome table enables unique error identification
- Safety-first: **valid=0** when uncertain
- 2-cycle pipelined encoder & decoder

Design Rule: Never output incorrect data with valid=1. Reject when in doubt.