DDCO LAB SEM3

Name: H M Mythreya SRN: PES2UG20CS130

Section : C

Week 5: Register File

Source File: reg_alu.v


```
module dfrl 16 (input wire clk, reset, load, input wire [15:0] in, output wire [15:0] out);
dfrl f0(clk,reset,load,in[0],out[0]);
dfrl f1(clk,reset,load,in[1],out[1]);
dfrl _f2(clk,reset,load,in[2],out[2]);
     _f3(clk,reset,load,in[3],out[3]);
     _f4(clk,reset,load,in[4],out[4]);
dfrl _f5(clk,reset,load,in[5],out[5]);
dfrl _f6(clk,reset,load,in[6],out[6]);
dfrl _f7(clk,reset,load,in[7],out[7]);
dfrl _f8(clk,reset,load,in[8],out[8]);
dfrl _f9(clk,reset,load,in[9],out[9]);
     _f10(clk,reset,load,in[10],out[10]);
      f11(clk,reset,load,in[11],out[11]);
dfrl _f12(clk,reset,load,in[12],out[12]);
dfrl _f13(clk,reset,load,in[13],out[13]);
dfrl _f14(clk,reset,load,in[14],out[14]);
dfrl _f15(clk,reset,load,in[15],out[15]);
endmodule
module mux8_16 (input wire [0:15] i0, i1, i2, i3, i4, i5, i6, i7, input wire [0:2] j,
output wire [0:15] o);
mux8 mux8_0({i0[0], i1[0], i2[0], i3[0], i4[0], i5[0], i6[0], i7[0]}, j[0], j[1], j[2], o[0]);
mux8 mux8_1({i0[1], i1[1], i2[1], i3[1], i4[1], i5[1], i6[1], i7[1]}, j[0], j[1], j[2], o[1]);
mux8 mux8_2({i0[2], i1[2], i2[2], i3[2], i4[2], i5[2], i6[2], i7[2]}, j[0], j[1], j[2], o[2]);
mux8 mux8_3({i0[3], i1[3], i2[3], i3[3], i4[3], i5[3], i6[3], i7[3]}, j[0], j[1], j[2], o[3]);
mux8 mux8_4({i0[4], i1[4], i2[4], i3[4], i4[4], i5[4], i6[4], i7[4]}, j[0], j[1], j[2], o[4]);
 \max 8 \max 8_5(\{i0[5], i1[5], i2[5], i3[5], i4[5], i5[5], i6[5], i7[5]\}, j[0], j[1], j[2], o[5]); 
 \max 8 \ \max 8_6(\{i0[6],\ i1[6],\ i2[6],\ i3[6],\ i4[6],\ i5[6],\ i6[6],\ i7[6]\},\ j[0],\ j[1],\ j[2],\ o[6]); 
mux8 mux8_7({i0[7], i1[7], i2[7], i3[7], i4[7], i5[7], i6[7], i7[7]}, j[0], j[1], j[2], o[7]);
mux8 mux8_8({i0[8], i1[8], i2[8], i3[8], i4[8], i5[8], i6[8], i7[8]}, j[0], j[1], j[2], o[8]);
 \max 8 \max 8 9(\{i0[9], i1[9], i2[9], i3[9], i4[9], i5[9], i6[9], i7[9]\}, j[0], j[1], j[2], o[9]); 
mux8 mux8_10({i0[10], i1[10], i2[10], i3[10], i4[10], i5[10], i6[10], i7[10]}, j[0], j[1], j[2], o[10]);
mux8 mux8_11({i0[11], i1[11], i2[11], i3[11], i4[11], i5[11], i6[11], i7[11]}, j[0], j[1], j[2], o[11]);
 \max 8 \ \max 8 \ 12(\{i0[12], \ i1[12], \ i2[12], \ i3[12], \ i4[12], \ i5[12], \ i6[12], \ i7[12]\}, \ j[0], \ j[1], \ j[2], \ o[12]); 
 \max 8 \ \max 8 \ 13(\{i0[13], \ i1[13], \ i2[13], \ i3[13], \ i4[13], \ i5[13], \ i6[13], \ i7[13]\}, \ j[0], \ j[1], \ j[2], \ o[13]); 
mux8 mux8_14({i0[14], i1[14], i2[14], i3[14], i4[14], i5[14], i6[14], i7[14]}, j[0], j[1], j[2], o[14]);
mux8 mux8_15({i0[15], i1[15], i2[15], i3[15], i4[15], i5[15], i6[15], i7[15]}, j[0], j[1], j[2], o[15]);
endmodule
module reg_file (input wire clk, reset, wr, input wire [0:2] rd_addr_a,
rd_addr_b, wr_addr, input wire [0:15] d_in,
output wire [0:15] d_out_a, d_out_b);
wire [0:7] load;
wire [0:15] dout_0, dout_1, dout_2, dout_3, dout_4, dout_5, dout_6, dout_7;
dfrl_16 dfrl_16_0(clk, reset, load[0], d_in, dout_0);
dfrl_16 dfrl_16_1(clk, reset, load[1], d_in, dout_1);
dfrl_16 dfrl_16_2(clk, reset, load[2], d_in, dout 2);
dfrl_16 dfrl_16_3(clk, reset, load[3], d_in, dout_3);
dfrl_16 dfrl_16_4(clk, reset, load[4], d_in, dout_4);
     16 dfrl_16_5(clk, reset, load[5], d_in, dout_5);
dfrl_16 dfrl_16_6(clk, reset, load[6], d_in, dout_6);
dfrl_16 dfrl_16_7(clk, reset, load[7], d_in, dout_7);
demux8 demux8_0(wr, wr_addr[2], wr_addr[1], wr_addr[0], load);
mux8 16 mux8 16 9(dout 0, dout 1, dout 2, dout 3, dout 4, dout 5, dout 6, dout 7, rd addr a, d out a);
mux8 16 mux8 16 10(dout 0, dout 1, dout 2, dout 3, dout 4, dout 5, dout 6, dout 7, rd addr b, d out b);
endmodule
```

wr	rd_addr_a			rd_addr_b			wr_addr			d_in	Output
25	24	23	22	21	20	19	18	17	16	Bit15 to Bit 0	
1	X	X	X	X	X	X	0	1	1	CDE F	Reg3=CDEF
1	X	X	X	X	X	X	1	1	1	3210	Reg7=3210
1	0	1	1	1	1	1	1	0	1	4567	Reg5=4567
1	0	0	1	1	0	1	0	0	0	BA98	Reg0=BA98
0	0	0	1	1	0	1	0	0	1	XXXX	d_out_a=001 d_out_b=101
0	0	0	0	0	0	0	X	X	X	XXXX	d_out_a=000 d_out_b=000


GTKWave Screenshots Write operation 1



Write Operation 2



Write operation 3



Write operation 4



Read operation 1



Read operation 2



Disclaimer:
· The programs and output submitted is duly written, verified and executed by me.
· I have not copied from any of my peers nor from the external resource such as internet.
· If found plagiarized, I will abide with the disciplinary action of the University.
Signature:
Name:
SRN:
Section:
Section.
Date: