



H M Mythreya PES2UG20CS130 MPCA-Lab Week-8

Task 1: Consider a direct mapped cache of size 16 bytes with block size 4 bytes. The size of main memory is 256 bytes. Find Number of bits in tag, index and offset. The processor generates requests as follows 1,4,8,5,14,11,13,38,9,B,4,2B,5,6,9,11. Find hit rate and miss rate.











Statistics
Hit Rate: 0%
Miss Rate: 100%


List of Previous Instructions:


• Load E9 [Miss]
• Load 68 [Miss]




Task 2: Consider a direct mapped cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag. Randomly generate 10 addresses and find hit rate and miss rate









Write Policies Write Back	○ Write Through	□ DIRECT MAPPED CACHE					
Write On Allocate Write Around		◆ Instruction Breakdown			■ Memory Block	■ Memory Block	
Cache Size (power of 2) Memory Size (power of 2)	16384 131072	011 3 bit	101010 6 bit		00010010 B.EANY, S.EAWY, S.EA	EB W. 9 B. EB W. A B. EB W. B B. EB W. C B. EB W. D B. EB W. E B. EB EC W. 9 B. EC W. A B. EC W. B B. EC W. C B. EC W. D B. EC W. E B. EC	
Offset Bits	8				4		
Reset	Submit	☐ Cache Table					
Instruction		Index	Valid	Tag	Data (Hex)	Dirty Bit	
Load v (n nex)#	ea12	0	0	-	0	0	
6aec,abad,1ad9f,2fa5,c103,1cc	d9,2836,5768,c6aa	1 2	0	- :	0	0	
	1	3	0	-	0	0	
Gen. Random	Submit	4	0		0	0	
Information		5	0		0	0	
	able is updated accordingly.	6	0	-	0	0	
		7	0	-	0	0	
		- 8	0		0	0	
		9	0	-	0	0	
		10	0	-	0	0	
Next	Fast Forward	12	0	-	0	0	
	·	13	0		0	0	
Statistics Hit Rate :		14	0		0	0	
Miss Rate :		15	0	-	0	0	
Miss Rate : List of Previous Instructions :		16	0		0	0	
LIST OF PREVIOUS INSTRUCTIONS .		17	0		0	0	
		18	0	-	0	0	
		19	0	-	0	0	
		20	0	-	0	0	
		22	0		0	0	
		23	0		0	0	
		24	0		0	0	
		25	0	-	0	0	
		26	0		0	0	
		27	0		0	0	
		28	0	-	0	0	
		30	0	-	0	0	
		31	0	-	0	0	
		32	0		0	0	
		33	0		0	0	
		34	0	-	0	0	
		35	0		0	0	
		36	0		0	0	
		37	0	-	0	0	
		38	0	-	0	0	
		40	0	-	0	0	
		41	0	-	0	0	
		42	1	011	BLOCK EA WORD 0 - 255	0	
		43	0	-	0	0	
		44	0	-	0	0	
		45	0		0	0	

Information

The cycle has been completed. Please submit another instructions

Next Fast Forward

Statistics


Hit Rate : 0% Miss Rate : 100%

List of Previous Instructions:


Load EA12 [Miss]


Task 3: A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.

- a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address. 5,5,6 bits respectively
- b) When a program is executed, the processor reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176 All the above addresses are shown in decimal values. Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.




Task 4: Consider a 2-way set associative cache of size 16 KB with block size 256 bytes. The size of main memory is 128 KB. Find Number of bits in tag. Randomly generate 10 addresses and find hit rate and miss rate.






Task 5: Consider a main memory having 64 byte capacity and cache memory of 8 bytes initially empty .The following addresses are generated by the CPU. All values in hexadecimal. Clearly label data that is replaced in cache lines Show the cache memory table and filled data in the cache lines of block size 1 byte. LRU Policy is used. The cache is mapped as:


a) Direct mapped cache



b) 2-Way Set Associative



c) 4-Way Set Associative



d) Fully Associative

