## LECTURE 3


# Static CMOS Logic

## CMOS Circuit Styles

- Static complementary CMOS except during switching, output connected to either VDD or GND via a lowresistance path
  - high noise margins
    - full rail to rail swing
    - VOH and VOL are at VDD and GND, respectively
  - low output impedance, high input impedance
  - no steady state path between VDD and GND (no static power consumption)
  - delay a function of load capacitance and transistor resistance
  - comparable rise and fall times (under the appropriate transistor sizing conditions)
- Dynamic CMOS relies on temporary storage of signal values on the capacitance of high-impedance circuit nodes
  - simpler, faster gates
  - increased sensitivity to noise


## Static Complementary CMOS


Pull-up network (PUN) and pull-down network (PDN)





PUN and PDN are dual logic networks

## **Threshold Drops**










#### Construction of PDN

NMOS devices in series implement a NAND function



NMOS devices in parallel implement a NOR function

$$A + B$$

#### Dual PUN and PDN

- PUN and PDN are dual networks
  - DeMorgan's theorems

$$\overline{A + B} = \overline{A \cdot B}$$
 [!(A + B) = !A \cdot !B or !(A | B) = !A \cdot !B]

$$\overline{A \cdot B} = \overline{A + B}$$
 [!(A \cdot B) = !A + !B or !(A \cdot B) = !A | !B]

- a parallel connection of transistors in the PUN corresponds to a series connection of the PDN
- Complementary gate is naturally inverting (NAND, NOR, AOI, OAI)
- Number of transistors for an N-input logic gate is 2N

## XNOR/XOR Implementation

**XNOR XOR** A ⊕ B В

- How many transistors in each?
- Can you create the stick transistor layout for the lower left circuit?

### **Combinational Logic Cells**

- CMOS logic cells
  - AND-OR-INVERT (AOI)
  - OR-AND-INVERT(OAI)
- Example: AOI221

$$Z = (A*B + C*D + E)$$

Z = AOI221(A, B, C, D, E)

Exercise: Construct this logic cell?


Example: OAI321

$$Z = [(A+B+C)*(D+E)*F]$$


Z = OAI321(A, B, C, D, E, F)

Exercise: Construct this logic cell?






#### **AOI221**



### Standard Cell Layout Methodology




What logic function is this?

#### COMPLEX GATES IN CMOS


### Graphical approach to find the PMOS network

Implement the logic function  $Y = \overline{A + BC + BD}$  or  $\overline{Y} = A + BC + BD$ 




Each NMOS transistor is represented by an arc connecting the source and drain nodes of the transistors and is labeled with the logical input variable.

#### Graphical approach to find the PMOS network



 $\succ$  Two exterior nodes are needed: one representing the output and one representing  $V_{DD}$ 


#### Graphical approach to find the PMOS network



New arcs cut through the NMOS arcs and connect the pairs of nodes that are separated by the NMOS arcs ->


- → has the same logic label as the NMOS arc that is intersected
- → minimum PMOS logic network → only one PMOS transistor per logic input.

### Graphical approach to find the PMOS network




## Two Stick Layouts

of 
$$!(C \cdot (A + B))$$



uninterrupted diffusion strip


## **OAI21 Logic Graph**



#### Consistent Euler Path

 An uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph

 Euler path: a path through all nodes in the graph such that each edge is visited once and only once.




 For a single poly strip for every input signal, the Euler paths in the PUN and PDN must be consistent (the same)

#### Consistent Euler Path

 An uninterrupted diffusion strip is possible only if there exists a Euler path in the logic graph


Euler path: a path through all nodes in the graph such that each edge.

is visited once and only once.




 For a single poly strip for every input signal, the Euler paths in the PUN and PDN must be consistent (the same)

## OAI22 Logic Graph




## OAI22 Layout



What's the logic function?

#### VTC is Data-Dependent




 The threshold voltage of M<sub>2</sub> is higher than M<sub>1</sub> due to the body effect (γ)

$$V_{Tn1} = V_{Tn0}$$
  
 $V_{Tn2} = V_{Tn0} + \gamma(\sqrt{(|2\phi_F| + V_{int})} - \sqrt{|2\phi_F|})$ 

since  $V_{SB}$  of  $M_2$  is not zero (when  $V_B = 0$ ) due to the presence of Cint

#### VTC is Data-Dependent




 The threshold voltage of M<sub>2</sub> is higher than M<sub>1</sub> due to the body effect (γ)

$$V_{Tn1} = V_{Tn0}$$

$$V_{Tn2} = V_{Tn0} + \gamma(\sqrt{(|2\phi_F| + V_{int})} - \sqrt{|2\phi_F|})$$

since  $V_{SB}$  of  $M_2$  is not zero (when  $V_B = 0$ ) due to the presence of Cint




|         | Input Data<br>Pattern | Delay<br>(psec) |
|---------|-----------------------|-----------------|
| $\prod$ | A = B= 0→1            | 69              |
|         | A = 1, B= 0→1         | 62              |
|         | A= 0→1, B = 1         | 50              |
|         | A=B=1→0               | 35              |
|         | A=1, B = 1→0          | 76              |
|         | $A=1\to 0, B=1$       | 57              |

the case where both inputs transition go low  $(A = B = 1 \rightarrow 0)$  results in a smaller delay

## PASS TRANSISTOR LOGIC

# NMOS Transistors in Series/Parallel


- Primary inputs drive both gate and source/drain terminals
- NMOS switch closes when the gate input is high



 Remember - NMOS transistors pass a strong 0 but a weak 1


# PMOS Transistors in Series/Parallel

- Primary inputs drive both gate and source/drain terminals
- PMOS switch closes when the gate input is low




 Remember - PMOS transistors pass a strong 1 but a weak 0

# Pass Transistor (PT) Logic




- □ Gate is static a low-impedance path exists to both supply rails under all circumstances
- N transistors instead of 2N
- □ No static power consumption
- □ Ratioless
- Bidirectional (versus unidirectional)

## VTC of PT AND Gate



□ Pure PT logic is not regenerative - the signal gradually degrades after passing through a number of PTs (can fix with static CMOS inverter insertion)

# Differential PT Logic (CPL)




Why not do the same with all pfets??

# **CPL Properties**


- Differential so complementary data inputs and outputs are always available (so don't need extra inverters)
- Still static, since the output defining nodes are always tied to  $V_{DD}$  or GND through a low resistance path
- Design is modular; all gates use the same topology, only the inputs are permuted.
- Simple XOR makes it attractive for structures like adders
- Fast (assuming number of transistors in series is small)
- Additional routing overhead for complementary signals
- Still have static power dissipation problems

### NMOS Only PT Driving an Inverter



- V<sub>x</sub> does not pull up to V<sub>DD</sub>, but V<sub>DD</sub> V<sub>Tn</sub>
- Threshold voltage drop causes static power consumption (M<sub>2</sub> may be weakly conducting forming a path from V<sub>DD</sub> to GND)
- Notice V<sub>Tn</sub> increases of pass transistor due to body effect (V<sub>SB</sub>)

## Voltage Swing of PT Driving an Inverter




 Body effect – large V<sub>SB</sub> at x - when pulling high (B is tied to GND and S charged up close to V<sub>DD</sub>)

Time, ns

So the voltage drop is even worse


$$V_x = V_{DD} - (V_{Tn0} + \gamma(\sqrt{(|2\phi_f| + V_x)} - \sqrt{|2\phi_f|})$$

### Cascaded NMOS Only PTs




- Pass transistor gates should never be cascaded as on the left
- Logic on the right suffers from static power dissipation and reduced noise margins

#### Solution 1: Level Restorer



- Full swing on x (due to Level Restorer) so no static power consumption by inverter
- No static backward current path through Level Restorer and PT since Restorer is only active when A is high
- For correct operation M<sub>r</sub> must be sized correctly (ratioed)


## **Transient Level Restorer Circuit Response**



■ Restorer has speed and power impacts: increases the capacitance at x, slowing down the gate; increases  $t_r$  (but decreases  $t_f$ )

# Solution 2: Multiple V<sub>T</sub> Transistors


Technology solution: Use (near) zero  $V_T$  devices for the NMOS PTs to eliminate *most* of the threshold drop (body effect still in force preventing full swing to  $V_{DD}$ )




Impacts static power consumption due to subthreshold currents flowing through the PTs (even if V<sub>GS</sub> is below V<sub>T</sub>)

## **Solution 3: Transmission Gates (TGs)**


Most widely used solution






• Full swing bidirectional switch controlled by the gate signal C, A = B if C = 1

## Resistance of TG




# **TG** Multiplexer


Draw the transistor level circuit!




# **TG Multiplexer**




## **Transmission Gate XOR**




## Transmission Gate XOR




# TG Full Adder





# Differential TG Logic (DPL)





# Differential TG Logic (DPL)





# VLSI Design I Delay Estimation

#### Review: CMOS Circuit Styles

- Static complementary CMOS except during switching, output connected to either VDD or GND via a lowresistance path
  - high noise margins
    - full rail to rail swing
    - VOH and VOL are at VDD and GND, respectively
  - low output impedance, high input impedance
  - no steady state path between VDD and GND (no static power consumption)
  - delay a function of load capacitance and transistor resistance
  - comparable rise and fall times (under the appropriate transistor sizing conditions)
- Dynamic CMOS relies on temporary storage of signal values on the capacitance of high-impedance circuit nodes
  - simpler, faster gates
  - increased sensitivity to noise

## **Transient Response**


- DC analysis tells us V<sub>out</sub> if V<sub>in</sub> is constant
- Transient analysis tells us V<sub>out</sub>(t) if V<sub>in</sub>(t) changes
  - Requires solving differential equations
- Input is usually considered to be a step or ramp
  - From 0 to V<sub>DD</sub> or vice versa

#### **Inverter Step Response**

Ex: find step response of inverter driving load cap

$$\frac{V_{in}(t) = u(t - t_0)V_{DD}}{V_{out}(t < t_0) = V_{DD}}$$

$$\frac{dV_{out}(t)}{dt} =$$




### **Inverter Step Response**

Ex: find step response of inverter driving load cap

$$\begin{aligned} V_{in}(t) &= u(t - t_0)V_{DD} \\ V_{out}(t < t_0) &= V_{DD} \\ \frac{dV_{out}(t)}{dt} &= -\frac{I_{dsn}(t)}{C_{load}} \end{aligned}$$


$$I_{dsn}(t) = \left\{ egin{array}{ll} t \leq t_0 \ V_{out} > V_{DD} - V_t \ V_{out} < V_{DD} - V_t \end{array} 
ight.$$



### Inverter Step Response


Ex: find step response of inverter driving load cap

$$\begin{aligned} V_{in}(t) &= u(t - t_0)V_{DD} \\ V_{out}(t < t_0) &= V_{DD} \\ \frac{dV_{out}(t)}{dt} &= -\frac{I_{dsn}(t)}{C_{load}} \end{aligned}$$



$$I_{disn}(t) = \begin{cases} 0 & t \leq t_0 \\ \frac{\beta}{2} (V_{DD} - V)^2 & V_{out} > V_{DD} - V_t \\ \beta \left( V_{DD} - V_t - \frac{V_{out}(t)}{2} \right) V_{out}(t) & V_{out} < V_{DD} - V_t \end{cases}$$


$$\beta = k_n^t \frac{W}{L} \qquad k_n^t = \mu_n C_{ox} = \frac{\mu_n \epsilon_{ox}}{t_{ox}}$$



## **Delay Definitions**

- t<sub>pdr</sub>: rising propagation delay
  - From input to rising output crossing V<sub>DD</sub>/2
- t<sub>pdf</sub>: falling propagation delay
  - From input to falling output crossing V<sub>DD</sub>/2
- t<sub>pd</sub>: average propagation delay
  - $t_{pd} = (t_{pdr} + t_{pdf})/2$
- t<sub>r</sub>: rise time
  - From output crossing 0.2  $V_{DD}$  to 0.8  $V_{DD}$
- t<sub>f</sub>: fall time
  - From output crossing 0.8  $V_{DD}$  to 0.2  $V_{DD}$

### **Delay Definitions**



## **Delay Definitions**

- t<sub>cdr</sub>: rising contamination delay
  - From input to rising output crossing V<sub>DD</sub>/2
- t<sub>cdf</sub>: falling contamination delay
  - From input to falling output crossing V<sub>DD</sub>/2
- t<sub>cd</sub>: average contamination delay


$$- t_{pd} = (t_{cdr} + t_{cdf})/2$$

#### **Delay Estimation**

- We would like to be able to easily estimate delay
  - Not as accurate as simulation
  - But easier to ask "What if?"
- The step response usually looks like a 1<sup>st</sup> order RC response with a decaying exponential.
- Use RC delay models to estimate delay
  - C = total capacitance on output node
  - Use effective resistance R
  - So that t<sub>pd</sub> = RC
- Characterize transistors by finding their effective R
  - Depends on average current as gate switches


## RC Delay Models

- Use equivalent circuits for MOS transistors
  - Ideal switch + capacitance and ON resistance
  - Unit nMOS has resistance R, capacitance C
  - Unit pMOS has resistance 2R, capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width




 Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).

 Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).




 Sketch a 3-input NAND with transistor widths chosen to achieve effective rise and fall resistances equal to a unit inverter (R).




## 3-input NAND Caps

 Annotate the 3-input NAND gate with gate and diffusion capacitance.



## 3-input NAND Caps

 Annotate the 3-input NAND gate with gate and diffusion capacitance.





#### Elmore Delay


- ON transistors look like resistors
- Pullup or pulldown network modeled as RC ladder
- Elmore delay of RC ladder


$$\begin{split} t_{pd} &\approx \sum_{\text{nodes } i} R_{i-to-source} C_i \\ &= R_1 C_1 + \left(R_1 + R_2\right) C_2 + \ldots + \left(R_1 + R_2 + \ldots + R_N\right) C_N \\ &\stackrel{\mathsf{R}_1}{\longleftarrow} \overset{\mathsf{R}_2}{\longleftarrow} \overset{\mathsf{R}_3}{\longleftarrow} \overset{\mathsf{R}_N}{\longleftarrow} \overset{\mathsf{R}_N}{\longleftarrow} \mathsf{C}_N \end{split}$$


 Estimate worst-case rising and falling delay of 2input NAND driving h identical gates.

































## **Delay Components**

- Delay has two parts
  - Parasitic delay
    - 6 or 7 RC
    - Independent of load
  - Effort delay
    - 4h RC
    - Proportional to load capacitance


## **Contamination Delay**

- Best-case (contamination) delay can be substantially less than propagation delay.
- Ex: If both inputs fall simultaneously



## **Diffusion Capacitance**

- we assumed contacted diffusion on every s / d.
- Good layout minimizes diffusion area
- Ex: NAND3 layout shares one diffusion contact
  - Reduces output capacitance by 2C
  - Merged uncontacted diffusion might help too



## **Layout Comparison**

Which layout is better?

