ECOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

CS-473

EMBEDDED SYSTEMS

Lab 2.2: Custom slave programmable interface $_{\rm Report}$

Authors: Victor Casas - 237770 Hugo Miranda Queiros - 336706

 $Supervisors: \\ Prof. René Beuchat$

Due November 27, 2021



Contents

1	Doo	cumentation	3			
	1.1	Problem Statement	3			
	1.2	High level description	3			
	1.3	Low level description	4			
	1.4	Strategy to generate the PWM signal	5			
2	Writing VHDL code of PWM component and testing on ModelSim					
	2.1	VHDL Code of PWM component	6			
	2.2	Modelsim testing	8			
3	Qsy	Qsys implementation and execute C-code to FPGA board				
	3.1	Qsys implementation	11			
	3.2	C code	12			
4	Cor	Conclusion				
${f L}$	ist o	of Figures				
	1	High level diagram	3			
	2	PIO component interface	4			
	3	Custom PIO component implementation	5			
	4	Clock divider: The clock divider triggers Period and Duty cycle modules periodically. Example of a PWM signal of period 20 ms and duty cycle				
		of 1 ms	6			
	5	PWM strategy	7			
	6	Testbench simulation: Clock and async_reset	9			
	7	Testbench simulation: writedata	10			
	8	Testbench simulation: readdata	10			
	9	Testbench simulation: PWM signal	11			
	10	$Qsys \ implementation. \dots \dots$	11			
	11	PWM signal measured directly on the GPIO pins	13			

1 Documentation

1.1 Problem Statement

The goal of this lab is to design a custom slave IP component in the FPGA-based system. We have decided to design a PWM generator. The program has been evaluated thanks to the VHDL test bench on ModelSim and by wiring a servomotor to the FPGA board.

1.2 High level description

The PWM signal is generated by our system and routed physically to the GPIO ports of the board (we can generate until 8 similar PWM signals simultaneously on 8 different GPIO ports). The first step of this lab is to draw block diagrams in order to understand where our custom programmable interface belongs and how it is bound to the other instances. Figure 1 shows the high level diagram of the system and the implementation of our custom programmable interface "PWM gen", which interfaces to the processor (the Nios II CPU) through the Avalon bus.




Figure 1: High level diagram

Figure 2 shows PWM_gen which has a slave config interface and a peripheral specific conduit interface. The slave interface binds PWM_gen to its master interface (NIOS II CPU) and the signals are defined by Avalon. The conduit interface outputs the signals from PWM_gen to the external world.




Figure 2: PIO component interface

1.3 Low level description

In order to program our interface PWM_gen, we have to define the register interface:

- RegDir A location in the register interface where the bit-level directionality of the GPIO unit can be controlled.
- RegPort A location in the register interface that memorizes a value to be outputted by the GPIO unit on its physical pins if the direction of the GPIO unit is set to "output".
- RegPeriod A register containing the value of clock's rising edges proportional to the value of the PWM period.
- RegDuty A register containing the value of clock's rising edges proportional to the value of the PWM duty cycle.
- RegPolarity A register that sets the polarity of the generated PWM signals.

Our register interface contains 5 registers, so their addresses can be stored in 3 bits. Our registers occupy addresses 0-4 and addresses 5-7 are unused. Table 1 reveals the reading and writing strategy for those registers and Figure 3 represents its associated diagram.

Address	Write register	Writedata $[310]$	Read register	Readdata $[310]$
0	RegDir	\rightarrow iRegDir	RegDir	$iRegDir \rightarrow$
1	-	Don't care	RegPort	$iRegPort \rightarrow$
2	RegPeriod	\rightarrow iRegPeriod	RegPeriod	$iRegPeriod \rightarrow$
3	RegDuty	\rightarrow iRegDuty	RegDuty	$iRegDuty \rightarrow$
4	RegPolarity	\rightarrow iRegPolarity	RegPolarity	iRegPolarity \rightarrow
5	-	Don't care	-	0x00
6	-	Don't care	-	0x00
7	-	Don't care	-	0x00

Table 1: Register map of PWM gen component




Figure 3: Custom PIO component implementation

1.4 Strategy to generate the PWM signal

We want to generate a PWM signal with a 50MHz clock frequency (FPGA board). The strategy consists in incrementing a counter that counts until the period of the PWM. We decide to generate PWM signals with periods of maximum 1 second. That implies that our register has to be able to count until 50'000'000 (50MHz), which represents a variable length of 27 bits. So, our registers iRegPeriod and iRegDuty contain 27 bits as well in order to compare them to the counter. Consequently, writedata and readdata of the Avalon slave interface, have to be of size 32 bits in order to write/read in those registers.

In our situation, our servomotor demands 20 ms period and a 1-2 ms duty cycle which correspond to 1'000'000 and 50'000-100'000 clock ticks respectively (see Table2). Figure 4 shows how the GPIO port signal evolves with respect to the counter value taking a PWM signal of 1 ms duty cycle and 20 ms period.

Register	Time [ms]	number of clock ticks (counter)
iRegPeriod	20	1000000
IRegDuty	1-2	50000-100000

Table 2: iRegPeriod and iRegDuty time period and equivalence in number of ticks considering a FPGA's clock frequency (50 MHz).




Figure 4: Clock divider: The clock divider triggers Period and Duty cycle modules periodically. Example of a PWM signal of period 20 ms and duty cycle of 1 ms

2 Writing VHDL code of PWM component and testing on ModelSim

2.1 VHDL Code of PWM component

Figure 5 illustrates the logic that we have in order to produce a PWM signal. The first layer of condition verifies if the reset is active. If it is the case, GPIO ports are left undefined ('Z'). If reset is not active, then we have to set of conditions: the first set handles the counter by resetting it when reaching the final value of the period and by incrementing it otherwise. The second part sets the GPIO bits (iRegPort) to 1 (iRegPolarity) if the counter is within the duty cycle or to 0 (not(iRegPolarity)) if it is not the case. It is important to notice that if you do not provide a strictly positive value in the registers iRegPeriod and iRegDuty the GPIO ports will be left undefined ('Z').




Figure 5: PWM strategy

See the VHDL code below of pwm_gen.vhdl that implements the strategy shown in Figure 5.

Below, you can find the architecture of our components. Note that iRegPeriod and iRegDuty have 27 bits in order to compare them to iRegcounter that can count till 50 000 000 and that iRegpolarity has to be a vector in order to communicate with the Avalon bus.

Then, just after are the two basic synchronous processes that allow our component to communicate with the Avalon data bus (line 89-127).

```
-- Avalon slave write to registers.
process(clk, nReset)
88
89
90
91
92
93
94
95
96
97
99
100
101
102
103
104
105
106
107
                                             nReset = '0' then
iRegDir <= (others => '0');
iRegPeriod <= (others => '0');
iRegDuty <= (others => '0');
iRegPolarity <= (others => '0');
              ---
                                     elsif rising_edge(clk) then
  if write = '1' then
                                                      write = '1' then
case Address is
when "000" =:
when "010" =:
when "011" =:
when "100" =:
                                                                e Address 1s
when "000" => iRegDir
when "010" => iRegPeriod
when "011" => iRegDuty
when "100" => iRegPolarity
when others => null;
                                                                                                                                                         <= writedata(7 downto 0);
<= unsigned(writedata(26 downto 0));
<= unsigned(writedata(26 downto 0));</pre>
                                                                                                                                                            <= writedata(0 downto 0);
                                                                   case;
                           end process:
                           -- Avalon slave read from registers.
process(clk)
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
            begin
if
                                             rising_edge(clk) then
readdata <= (others => '0');
if read = '1' then
case address is
when "000" => readdata
when "001" => readdata
when "011" => readdata
when "100" => readdata
when "100" => readdata
when "100" => readdata
when "100" => readdata
                                                                                                                                               std_logic_vector(resize(unsigned(iRegDir), readdata'length));
std_logic_vector(resize(unsigned(iRegPort), readdata'length));
std_logic_vector(resize(iRegPeriod, readdata'length));
std_logic_vector(resize(iRegDuty, readdata'length));
                                                                                                          readdata <= readdata <=
                                                                                                                                               std_logic_vector(resize(inegputy, readdata'length));
std_logic_vector(resize(unsigned(iRegPolarity), readdata'length));
                                                                                                                                      <=
                                                                 when others => null;
                                                                   case;
                           end if;
end if;
end process;
```

Finally, below you can find the asynchronous process that updates the outputted GPIO according to the signals iRegDir and iRegPort (line 38-48).

2.2 Modelsim testing

To test if the implementation of the architecture is correct we use a VHDL testbench, ModelSim. The code below (a snippet from "tb_PWM_gen-vhdl" shows how we initialize our registers (line 94-98) and the different orders we give to the simulation (line 103-114). At the beginning of the simulation, we reset our system (async_reset), then we write to the main registers (line 106-109) and finally we read those registers (line 111-114). Note that REGPERIOD and REGDUTY are initialised with small random values so that we can easily visualise the PWM signal.

```
begin
91
92
93
94
95
96
97
98
99
90
100
101
102
105
106
107
108
109
111
112
113
114
115
116
117
                            Default values
                       nReset <= '1';
address <= (others => '0');
write <= '0';
                        writedata <= (others => '0');
                        wait for CLK_PERIOD;
                          - Reset the circuit.
                        async_reset;
                           -Test
                       WR(0, 255);
WR(4, 1);
WR(2, 10);
WR(3, 3);
                                                    -- Writes REGDIR
-- Writes REGPOLARITY
-- Writes REGPERIOD
                                                     -- Writes
                                                                       REGDUTY
                       RD(0);
RD(4);
RD(2);
RD(3);
                                                         Reads REGDTR
                                                         Reads REGPOLARITY
Reads REGPERIOD
                                                         Reads REGDUTY
                  wait;
end process simulation;
```

The code beneath generates a clock signal with a CLK_PERIOD value of 100 ns (see code enclosed line 10). Figure 6 shows the clock signal.

Below, the code of async_reset which enables the reset. It resets (n_Reset <= '0') for half a period of the clock. Figure 6 shows the reset signal which is enabled when the signal is low.

```
53 ⊟ procedure async_reset is
54 ⊟ begin
55 | wait until rising_edge(CLK);
56 | wait for CLK_PERIOD / 4;
57 | nReset <= '0';
58 | wait for CLK_PERIOD / 2;
60 | nReset <= '1';
61 | end procedure async_reset;
```



Figure 6: Testbench simulation: Clock and async reset

Beneath, the WR procedure writes to the register's address. Note that when writing to the registers (write <= '1'), we wait for the next rising edge of the clock to stop writing (write <= '0') so that it gives an extra time to the signals to spread. Figure 7 displays the writing sequence. We see well the data that has been written to the registers (255, 1, 10, 3).

```
procedure WR(constant REG_ID : in natural; constant data : in natural) is
begin
wait until rising_edge(CLK);

write <= '1';
address <= std_logic_vector(to_unsigned(REG_ID, address'length));
writedata <= std_logic_vector(to_unsigned(data, writedata'length));

wait until rising_edge(CLK);

write <= '0';
address <= (others => '0');
writedata <= (others => '0');
end procedure WR;
```




Figure 7: Testbench simulation: writedata

Below, the RD procedure reads to the register's address. Similarly to WR process, when reading to the registers (read <= '1'), we wait for the next rising edge of the clock to stop writing (read <= '0') so that it gives an extra time to the signals to spread. Figure 8 displays the writing sequence. We see well how the registers have been read (255, 1, 10, 3).




Figure 8: Testbench simulation: readdata

After writing in all the needed registers (line 106-109), the PWM starts to be generated as expected in our VHDL code PWM_gen.vhdl with the values given previously. We see well how our PWM signal is generated (Figure 9(a)) for a period of 10 and a duty cycle of 3. Figure 9(b) is similar but with a polarity of 0 (REGPOLARITY = 0) to invert the PWM signal.




Figure 9: Testbench simulation (a) Polarity = 1; (b) Polarity = 0;

3 Qsys implementation and execute C-code to FPGA board

3.1 Qsys implementation

After, designing and testing our custom slave interface PWM_gen, we added it in Qsys (Figure 10).




Figure 10: Qsys implementation.

We added our component to the top level architecture and we mapped the ports as shown

below:

3.2 C code

To test our system, we implemented the C code below that allows to control a servomotor by making it rotate infinitely between its two opposite positions. Firstly, one need to define the value of DUTY that represents the duty cycle in percentage and the value of F_wanted in Hz (here 50 Hz to control the servo motor with a 20 ms PWM) that defines the frequency of the PWM to generate. Then, the C code below writes in the wanted registers with the type of commands "IOWR_32DIRECT(BASE, OFFSET, DATA)". The base address of our component is PWM_BASE and each register has to be written by giving its offset address. The databus on the Avalon master side has 4 bytes for each master address. The first address starts at OFFSET 0, the second one at 4, the third one at 8 and so on... The values (DATA) of the IREGPERIOD and IREGDUTY are set according to Table 2. At the beginning the IREGDUTY is set so that the duty cycle is 1 ms (DUTY = 5%). Afterwards, in the loop, the duty cycle alternates between values between 1 and 2 ms (DUTY = 5% to 10%) (50000-100000 clock ticks) to change the position of the servomotor.

```
#define IREGDIR 0
   #define IREGPORT 1
   #define IREGPERIOD 2
   #define IREGDUTY 3
   #define IREGPOLARITY 4
   #define MODE_ALL_OUTPUT_0xFF
#define MODE_ALL_INPUT_0X00
#define PWM_BASE_0x00041000
   #define F_50MHz 50000000
   #define F_wanted 50
18
   #define DUTY 5
200 void init()
21
22
        IOWR_32DIRECT(PWM_BASE, IREGDIR * 4, MODE_ALL_OUTPUT);
                                                                                                   // sets all the pins in mode Output
        IOWR 32DIRECT(PWM BASE, IREGPOLARITY * 4, 1);
                                                                                                   // sets the polarity to 1
24
        IOWR 32DIRECT(PWM BASE, IREGPERIOD * 4, (int)(F 50MHz / F wanted));
                                                                                                   // sets the period of the PWM
25
        IOWR_32DIRECT(PWM_BASE, IREGDUTY * 4, (int) (F_50MHz / F_wanted * DUTY / 100)); // sets the duty cycle of the PWM
27
28
29
        volatile unsigned int k;
        volatile unsigned int a = 0;
30
31
32
33
34
35
36
37
38
        while(1){
            if (a > 5) {
                 a = 0;
            IOWR 32DIRECT(PWM BASE, IREGDUTY * 4, (int) (F 50MHz / F wanted * (DUTY + a) / 100)); // varies the value of duty cycle
                                                                                                              //to change position of the servo
39
40
41
42
43
            for(k=0;k<4000000;k++);
            a += 1;
```

Figure 11 shows a measurement of a GPIO port after plugging the FPGA board and running the code. At this moment in the loop, we measure a duty cycle of 1 millisecond and a period of 20 milliseconds. By connecting the servomotor to one of the GPIO pins, we were able to rotate it.



Figure 11: PWM signal measured directly on the GPIO pins.

4 Conclusion

To conclude, it was very instructive to correctly design a custom slave component and learn the basics of programming within the FPGA environment. We have been able to design a PWM signal generator component and test it in ModelSim test bench simulator before designing the hardware and uploading our program to the FPGA board. Finally, our design was able to produce simultaneously till 8 PWM signals up to 1 second period with custome duty cycle and polarity.