Résumé des packages

VHDL standards

PACKAGE STD.STANDARD	5
PACKAGE IEEE.STD_LOGIC_1164	7
PACKAGE IEEE.NUMERIC_STD PACKAGE IEEE.NUMERIC_BIT	10
PACKAGE IEEE.STD_LOGIC_ARITH (MENTOR GRAPHICS)	14
PACKAGE IEEE.STD_LOGIC_UNSIGNED (SYNOPSYS INC.)	17
PACKAGE IEEE.STD_LOGIC_SIGNED (SYNOPSYS INC.)	17
PACKAGE IEEE.NUMERIC_UNSIGNED	18
PACKAGE IEEE.NUMERIC_SIGNED	2 0
PACKAGE IEEE.NUMERIC_EXTRA (MENTOR GRAPHICS)	21
RESUMÉ DES LIBRAIRIES	22

NE PAS UTILISER LES LIBRAIRIES BARRÉES → PAS STANDARD!

Indiquées comme référence seulement

R. Beuchat

[0.9]

_									
	\sim	100	00	sta	$\sim \sim$	ra '	\/L		
_	70.	Kau		SIA	1017	1 ()	VГ	71 <i>)</i>	

2/22

PACKAGE STD.STANDARD	5
Librairies utilisées	5
Utilisation	5
Types Boolean Bit / Bit_vector Character Severity_level Integer / natural / positive Real Time / delay_length String File	5 5 5 5 6 6 6 6 6 6
PACKAGE IEEE.STD_LOGIC_1164	7
Utilisation	7
std_logic_1164 type définitions Directives pour la synthèse Exemplar de std_ulogic unconstrained array of std_ulogic for use with the resolution function fonction de resolution type logique standard subtypes communs	7 7 7 7 7
Fonctions logiques (and, nand,)	8
Conversion de type	8
Conversion de type et de force	8
PACKAGE IEEE.NUMERIC_STD PACKAGE IEEE.NUMERIC_BIT	10
Libraries used	10
Numeric array type definitions	10
Utilisation	10
Type conversions RESIZE Functions	10 10
Conversion Functions	11
Unary Arithmetic (-, ABS)	11
Arithmétique (+, -, *, /, REM, MOD)	11
Comparaison, Integer/Natural/Signed/Unsigned OF bit	11
Décalage et rotation(SHIFT, ROTATE), Signed/Unsigned	11
Shift and Rotate (sll, srl, rol, ror), non compatible VHDL 1076-1987	12
Logic Functions (and, nand,)	12
Clock edge detection (Numeric_Bit only, already available in IEEE.STD_LOGIC_1164 for std_logic)	12
Translation Functions (Numeric_Std only)	13
Type verification for compatibility (Numeric_Std only)	13
PACKAGE IEEE.STD_LOGIC_ARITH (MENTOR GRAPHICS)	14
Librairies utilisées	14
type definitions	14
Conversions de type, extensions	14
Arithmétique (+, -)	15
Arithmétique unaire (+, -, ABS)	15
Multiplication, Signed/Unsigned	15
Comparison, Signed/Unsigned Overloaded	16

Packages standard VHDL 4/22	
Décalage/rotation Logical functions	16 16
PACKAGE IEEE.STD_LOGIC_UNSIGNED (SYNOPSYS INC.)	17
PACKAGE IEEE.STD_LOGIC_SIGNED (SYNOPSYS INC.) Utilisation Librairies utilisées	17 17 17
Arithmétique (+,-) Arithmétique unaire (+) STD_LOGIC_VECTOR Multiplication STD_LOGIC_VECTOR Comparaison, Integer/Signed/Unsigned	17 17 17 17
PACKAGE IEEE.NUMERIC_UNSIGNED Utilisation Librairies utilisées Fonctions de Conversion/ RESIZE Arithmétique (+, -, *, /, REM, MOD) NON SIGNÉE	18 18 18 18 18
PACKAGE IEEE.NUMERIC_SIGNED Utilisation Librairies utilisées Fonctions de Conversion/ RESIZE Arithmétique (+, -, *, /, REM, MOD) SIGNÉE	20 20 20 20 20
PACKAGE IEEE.NUMERIC_EXTRA (MENTOR GRAPHICS) Librairies utilisées Fonctions de Conversion Fonctions logiques de réduction	21 21 21 21
RESUMÉ DES LIBRAIRIES	22

package std.standard

Librairies utilisées

```
library std;
use std.standard.all;
```

Utilisation

Package standard utilisé par défaut

Il définit les types de base utilisés en VHDL, 1992 Language Reference Manual.

Types

Boolean

```
type boolean is (false, true);
```

Bit / Bit_vector

```
type bit is ('0', '1');
type bit_vector is array (natural range <>) of bit;
```

Character

```
type character is (
     nul, soh, stx, etx, eot, enq, ack, bel,
     bs, ht, lf, vt, ff, cr, so,
     dle, dc1, dc2, dc3, dc4, nak, syn, etb,
      can, em, sub, esc, fsp, gsp, rsp, usp,
      ' ', '!', '"', '#', '$', '%', '&', ''',
      '(', ')', '*', '+', ',', '-', '.', '/',
      '0', '1', '2', '3', '4', '5', '6', '7',
      '8', '9', ':', ';', '<', '=', '>', '?',
      '@', 'A', 'B', 'C', 'D', 'E', 'F', 'G',
      'H',
          'I', 'J', 'K', 'L',
                                  'M',
                                        'N',
                                              '0'
      'P', 'Q', 'R', 'S', 'T', 'U', 'V',
      'X', 'Y', 'Z', '[', '\', ']', '^',
      '`', 'a', 'b', 'c', 'd', 'e', 'f', 'g',
      'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o',
      'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '{', '|', '}', '~', del,
      c128, c129, c130, c131, c132, c133, c134, c135,
      c136, c137, c138, c139, c140, c141, c142, c143,
      c144, c145, c146, c147, c148, c149, c150, c151,
      c152, c153, c154, c155, c156, c157, c158, c159,
      -- the character code for 160 is there (NBSP), but prints as no char
      ' ', '¡', '¢', '£', '¤', '\\\', '\\', '\\',
      ''', '@', 'a', '«', '¬', '¬', '®', '¬',
'°', '±', '²', '³', '', 'μ', '¶', '.'',
      ران ا المال ال
      'À', 'Á', 'Â', 'Ã', 'Ä', 'Å', 'Æ', 'Ç',
      'È', 'É', 'Ê', 'Ë', 'Ì', 'Í', 'Î', 'Ï', 'B', 'Ď', 'Ô', 'Ô', 'Õ', 'Ö', 'X', 'Ø', 'Ù', 'Ü', 'Ü', 'Ý', 'Þ', 'ß',
      'à', 'á', 'â', 'ã', 'ä', 'å', 'æ', 'ç',
      'ø', 'ù', 'ú', 'û', 'ü', 'ý', 'þ', 'ÿ' );
```

Severity_level

```
type severity_level is (note, warning, error, failure);
```

Integer / natural / positive

```
type integer is range -2147483648 to 2147483647;
subtype natural is integer range 0 to integer'high;
subtype positive is integer range 1 to integer'high;
```

Real

```
type real is range -1.0E308 to 1.0E308;
```

Time / delay_length

```
type time is range -2147483647 to 2147483647
     units
            ps = 1000 fs;
            ns = 1000 ps;
            us = 1000 \text{ ns};
            ms = 1000 us;
            sec = 1000 ms;
            min = 60 sec;
            hr = 60 min;
     end units;
```

```
subtype delay_length is time range 0 fs to time'high;
impure function now return delay_length;
```

String

```
type string is array (positive range <>) of character;
```

File

```
type file_open_kind is (
     read mode,
     write_mode,
     append mode);
type file_open_status is (
    open ok,
     status_error,
     name_error,
     mode error);
attribute foreign : string;
```

package ieee.STD_LOGIC_1164

```
library ieee ;
use ieee.std_logic_1164.all ;
```

Utilisation

- Système logique à 9 états standardisé par l'IEEE
- Fichier défini initialement pour la simulation uniquement, actuellement utilisable pour la synthèse aussi
- Ce paquetage définit les **fonctions loqiques (and, nand, or, nor, xor, (***xnor***), not**) pour : (note : Xnor n'est pas encore accepté par le standard)
 - std_ulogic
 - std_logic_vector
 - std_ulogic_vector

std_logic_1164 type définitions

```
TYPE std_ulogic IS (
    'U', -- Uninitialized
    'X', -- Forcing Unknown
    '0', -- Forcing 0
    '1', -- Forcing 1
    'Z', -- High Impedance
    'W', -- Weak Unknown
    'L', -- Weak 0
    'H', -- Weak 1
    '-' -- Don't care
);
```

Directives pour la synthèse Exemplar de std_ulogic

Déclare l'attribut d'encodage de type et indique la valeur pour le type std_ulogic

```
ATTRIBUTE logic_type_encoding: string;
```

ATTRIBUTE logic_type_encoding of std_ulogic:type is

```
-- ('U','X','0','1','Z','W','L','H','-')
('X','X','0','1','Z','X','0','1','X');
```

unconstrained array of std_ulogic for use with the resolution function

```
TYPE std_ulogic_vector IS ARRAY ( NATURAL RANGE <> ) OF std_ulogic;
```

fonction de resolution

```
FUNCTION resolved ( s : std_ulogic_vector ) RETURN std_ulogic;
```

type logique standard

```
SUBTYPE std_logic IS resolved std_ulogic;

TYPE std_logic_vector IS ARRAY ( NATURAL RANGE <>>) OF std_logic;
```

subtypes communs

```
SUBTYPE X01 IS resolved std_ulogic RANGE 'X' TO '1'; -- ('X','0','1')
SUBTYPE X01Z IS resolved std_ulogic RANGE 'X' TO 'Z'; -- ('X','0','1','Z')
SUBTYPE UX01 IS resolved std_ulogic RANGE 'U' TO '1'; -- ('U','X','0','1')
SUBTYPE UX01Z IS resolved std_ulogic RANGE 'U' TO 'Z'; -- ('U','X','0','1','Z')
```

Fonctions logiques (and, nand, ...)

Opérations	Type IN left	Type IN right	RETURN
And Nand	std_ulogic	std_ulogic	UX01
Or Nor	std_ulogic_vector	std_ulogic_vector	std_ulogic_vector
Xor <i>Xnor</i>	std_logic_vector	std_logic_vector	std_logic_vector
	std_ulogic		UX01
Not	std_ulog	std_ulogic_vector	
	std_logi	c_vector	std_logic_vector

Xnor pas encore standardisé!

```
FUNCTION "and" ( l : std_ulogic; r : std_ulogic ) RETURN UX01;
FUNCTION "and" ( l, r : std_ulogic_vector ) RETURN std_ulogic_vector;
FUNCTION "and" ( l, r : std_logic_vector ) RETURN std_logic_vector;
```

Conversion de type

Function	ln	Param	Return
To_bit	Std_ulogic	xmap : BIT := '0'	Bit
To bitvector	Std_logic_vector	xmap : BIT := '0'	Bit vector
TO_DITVECTOR	Std_ulogic_vector	λιπαρ : Βιτ := 0	Dit_vcctor
To_StdULogic	Bit		Std_ulogic
To_StdLogicVector	Bit_vector	Std_logic_ve	
TO_OtdLogicvcctor	Std_ulogic_vector		Ota_logic_vector
To_StdULogicVector	Bit_ vector		Std_ulogic_vector
10_0td0Logicvcctor	Std_logic_vector		Ota_diogic_vcctor

Xmap → valeur par défaut

```
FUNCTION To_bit ( s : std_ulogic; xmap : BIT := '0') RETURN BIT;
FUNCTION To_bitvector ( s : std_logic_vector ; xmap : BIT := '0') RETURN
BIT_VECTOR;
FUNCTION To_bitvector ( s : std_ulogic_vector; xmap : BIT := '0') RETURN
BIT_VECTOR;
FUNCTION To_StdULogic ( b : BIT ) RETURN std_ulogic;
FUNCTION To_StdLogicVector ( b : BIT_VECTOR ) RETURN std_logic_vector;
FUNCTION To_StdLogicVector ( s : std_ulogic_vector ) RETURN std_logic_vector;
FUNCTION To_StdULogicVector ( b : BIT_VECTOR ) RETURN std_ulogic_vector;
FUNCTION To_StdULogicVector ( s : std_logic_vector ) RETURN std_ulogic_vector;
FUNCTION To_StdULogicVector ( s : std_logic_vector ) RETURN std_ulogic_vector;
```

Conversion de type et de force


Function	In	Return
To_X01	Std_logic_vector	Std_logic_vector
To X01Z	Std_ulogic_vector	Std_ulogic_vector
To UX01	Bit vector	Std_logic_vector
10_0,01	Bit_vector	Std_ulogic_vector
To_X01	Std. ulogic	X01
To_X01Z	Std_ulogic Bit	X01Z
To_UX01	J. Dil	UX01

```
FUNCTION To_X01 (s: std_logic_vector) RETURN std_logic_vector;
FUNCTION To_X01 (s: std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_X01 (s: std_ulogic) RETURN X01;
FUNCTION To_X01 (b: BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_X01 (b: BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_X01 (b: BIT) RETURN X01;
FUNCTION To_X01Z (s: std_logic_vector) RETURN std_logic_vector;
FUNCTION To_X01Z (s: std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To X01Z (s: std_ulogic) RETURN X01Z;
FUNCTION To_X01Z (b: BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_X01Z (b: BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_X01Z (b: BIT) RETURN X01Z;
FUNCTION To_UX01 (s: std_logic_vector) RETURN std_logic_vector;
FUNCTION To_UX01 (s: std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_UX01 (s: std_ulogic) RETURN UX01;
FUNCTION To_UX01 (b: BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_UX01 (b: BIT_VECTOR) RETURN std_ulogic_vector;
FUNCTION To_UX01 (b: BIT) RETURN UX01;
```

-- edge detection

```
FUNCTION rising_edge (s : std_ulogic) RETURN BOOLEAN;
FUNCTION falling_edge (s : std_ulogic) RETURN BOOLEAN;
```

```
FUNCTION Is_X (s:std_ulogic_vector) RETURN BOOLEAN;
FUNCTION Is_X (s:std_logic_vector) RETURN BOOLEAN;
FUNCTION Is_X (s:std_ulogic) RETURN BOOLEAN;
```



package ieee.NUMERIC_STD package ieee.NUMERIC_BIT

Libraries used

library IEEE;			
use IEEE.STD_LOGIC_1164.all;			
use IEEE.NUMERIC_STD.all;			
_ ,			
	OR		
use IEEE.NUMERIC BIT.all:	2.1		

Numeric array type definitions

For package ieee.NUMERIC_STD:

```
type UNSIGNED is array (NATURAL range <>) of STD_LOGIC;
type SIGNED is array (NATURAL range <>) of STD_LOGIC
```

For package ieee.NUMERIC BIT:

```
type UNSIGNED is array (NATURAL range <> ) of BIT;
type SIGNED is array (NATURAL range <> ) of BIT;
```

Utilisation

Those package defined types, numerical and logical functions for synthesis and simulation tools. Two numerical types are defined:

• UNSIGNED: represent an unsigned number as a vector of std_logic or bit

SIGNED: represent a signed number as a vector of std_logic or bit

This package has some conversion function and clk edge detection

Type conversions

Function	In	Param	Return
TO INTEGER	Unsigned		Natural
TO_INTEGER	Signed		Integer
TO_UNSIGNED	Natural	Size: natural	Unsigned
TO_SIGNED	Integer	Size: natural	Signed
RESIZE	Signed	Size: natural	Signed
KEGIZE	Unsigned	oize. Hatarai	Unsigned

size : largeur du vecteur de retour

RESIZE Functions

function RESIZE (ARG: SIGNED; NEW_SIZE: NATURAL) return SIGNED;

- -- Result subtype: SIGNED(NEW_SIZE-1 downto 0)
- -- Result: Resizes the SIGNED vector ARG to the specified size.
- -- To create a larger vector, the new [leftmost] bit positions are filled with the sign bit (ARG'LEFT). When truncating, the sign bit is retained along with the rightmost part.

function **RESIZE** (ARG: UNSIGNED; NEW_SIZE: NATURAL) return UNSIGNED;

- -- Result subtype: UNSIGNED(NEW_SIZE-1 downto 0)
- -- Result: Resizes the UNSIGNED vector ARG to the specified size.
- -- To create a larger vector, the new [leftmost] bit positions are filled with '0'. When truncating, the leftmost bits are dropped.

Conversion Functions

function TO_INTEGER (ARG: UNSIGNED) return NATURAL;

- -- Result subtype: NATURAL. Value cannot be negative since parameter is an UNSIGNED vector.
- -- Result: Converts the UNSIGNED vector to an INTEGER.

function ${\it TO_INTEGER}$ (ARG: SIGNED) return INTEGER;

-- Result: Converts a SIGNED vector to an INTEGER.

function TO_UNSIGNED (ARG, SIZE: NATURAL) return UNSIGNED;

- -- Result subtype: UNSIGNED(SIZE-1 downto 0)
- -- Result: Converts a non-negative INTEGER to an UNSIGNED vector with the specified size. function ${\it TO_SIGNED}$ (ARG: INTEGER; SIZE: NATURAL) return SIGNED;
- -- Result subtype: SIGNED(SIZE-1 downto 0)
- -- Result: Converts an INTEGER to a SIGNED vector of the specified size.

Unary Arithmetic (-, ABS)

Opérations	Type IN	RETURN
Abs -	Signed	Signed

Arithmétique (+, -, *, /, REM, MOD)

Opérations	Type IN left	Type IN right	RETURN	
+	Unsigned	Unsigned		
-	Unsigned	Natural	Unsigned	
*	Natural	Unsigned		
1	Signed	Signed		
rem	Signed	Integer	Signed	
mod	Integer	Signed		

Comparaison, Integer/Natural/Signed/Unsigned OF bit

Opérations	Type IN left	Type IN right	RETURN
	Unsigned	Unsigned	
<	Signed	Signed	
<= >	Natural	Unsigned	Boolean
>= =	Unsigned	Natural	Boolean
/=	Integer	Signed	
	Signed	Integer	

Décalage et rotation(SHIFT, ROTATE), Signed/Unsigned

Opérations	Argument	Count	RETURN
SHIFT_LEFT SHIFT RIGHT	Unsigned		Unsigned
ROTATE_LEFT ROTATE RIGHT	Signed	Count: natural	Signed

Shift and Rotate (sll, srl, rol, ror), non compatible VHDL 1076-1987

Opérations	Argument	Count	RETURN
SII	Unsigned	Count: integer	Unsigned
Srl	Offsigned		
Rol	Signed		Signed
Ror	Signed		

Logic Functions (and, nand, ...)

Opérations	Type IN left	Type IN right	RETURN
And Nand Or	Unsigned	Unsigned	Unsigned
Nor Xor <i>Xnor</i>	Signed	Signed	Signed
Not	Unsi	Unsigned	
1400	Sig	ned	Signed

XNOR not standardised

Clock edge detection (Numeric_Bit only, already available IEEE.STD_LOGIC_1164 for std_logic)

```
function RISING EDGE (signal S: BIT) return BOOLEAN;
  -- Result subtype: BOOLEAN
  -- Result: Returns TRUE if an event is detected on signal S and the
           value changed from a '0' to a '1'.
function FALLING_EDGE (signal S: BIT) return BOOLEAN;
 -- Result subtype: BOOLEAN
  -- Result: Returns TRUE if an event is detected on signal S and the
  -- value changed from a '1' to a '0'.
```

Translation Functions (Numeric_Std only)

Function	In	Param	Return
TO 01	Unsigned	Xmap: std_logic := '0'	Unsigned
10_01	Signed	Amap. stu_logic .= 0	Signed

```
function TO_01 (S: UNSIGNED; XMAP: STD_LOGIC := '0') return UNSIGNED;
-- Result subtype: UNSIGNED (S'RANGE)
-- Result: Termwise, 'H' is translated to '1', and 'L' is translated to '0'. If
  a value other than '0'|'1'|'H'|'L' is found,
-- the array is set to (others => XMAP), and a warning is issued.
function TO 01 (S: SIGNED; XMAP: STD LOGIC := '0') return SIGNED;
-- Result subtype: SIGNED(S'RANGE)
-- Result: Termwise, 'H' is translated to '1', and 'L' is translated to '0'. If
  a value other than '0'|'1'|'H'|'L' is found,
-- the array is set to (others => XMAP), and a warning is issued.
```

Type verification for compatibility (Numeric_Std only)

The STD_MATCH function are added for testing validity of '0' and '1', soit '0', '1', 'L' andt 'H', and parameters size that need to be the same and >0.

Opérations	Type IN left	Type IN right	RETURN
	Std_ulogic	Std_ulogic	
	Unsigned	Unsigned	
STD_MATCH	Signed	Signed	Boolean
	Std_logic_vector	Std_logic_vector	
	Std_ulogic_vector	Std_ulogic_vector	

```
function STD_MATCH (L, R: STD_ULOGIC) return BOOLEAN;
function STD MATCH (L, R: UNSIGNED) return BOOLEAN;
function STD_MATCH (L, R: SIGNED) return BOOLEAN;
function STD_MATCH (L, R: STD_LOGIC_VECTOR) return BOOLEAN;
function STD_MATCH (L, R: STD_ULOGIC_VECTOR) return BOOLEAN;
```

package ieee.STD_LOGIC_ARITH (Mentor Graphics)

Librairies utilisées

library IEEE;

use IEEE.STD_LOGIC_1164.all;

use IEEE.STD_LOGIC_arith.all; -- package from Mentor Graphics

type definitions

type **UNSIGNED** is array (NATURAL range <>) of STD_LOGIC; type **SIGNED** is array (NATURAL range <>) of STD_LOGIC; subtype **SMALL_INT** is INTEGER range 0 to 1;

FUNCTION **std_ulogic_wired_or** (input: std_ulogic_vf_...)r) RETURN std_ulogic; -- a wired OR operation is performed on the inputs describe mine the resolved value FUNCTION **std_ulogic_wired_and** (input: std_ulogic; -- a wired AND operation is performed on the puts to determine the resolved value

Conversions de type, extensions

Function	Mn .	Param	Return
To_Integer	Std_ulogic_vector Std_logic_vector /signed	x : integer := 0	Integer
	uns gned Std_logic		natural
To_StdUlogicVector	Integer	size : natural	Std_ulogic_vector
To_StdlogicVector	integer	Size . Hatural	Std_logic_vector
To_Stdlogic	boolean		Std_logic
CONV_INTEGER	Std_ulogic_vector Std_logic_vector signed	x : integer := 0	Integer
	unsigned Std_logic		natural
CONV_UNSIGNED To_unsigned	natural	Size: natural	Unsigned
CONV_SIGNED To_Signed	Integer	Size:natural	Signed
	Std_ulogic_vector		Std_ulogic_vector
	Std_logic_vector		Std_logic_vector
Zero_extend	signed	Size: natural	signed
	unsigned		unsigned
	Std_logic		Std_logic

size : largeur du vecteur de retour

Arithmétique (+, -)

Opérations	Type IN left	Type IN right	RETURN
	Std_ulogic_vector	Std_ulogic_vector	Std_ulogic_vector
+	Std_logic_vector	Std_logic_vector	Std_logic_vector
-	signed	signed	signed
-	unsigned	unsigned	unsigned
	Std_logic	Std_logic	Std_logic

Arithmétique unaire (+, -, ABS)

Opérations	Type IN	RETURN
	Std_ulogic_vector	Std_ulogic_vector
+	Std_logic_vector	Std_logic_vector
	signed	signed
	unsigned	unsigned
-	Signed	Signed
ABS	Signed	Signed

Multiplication, Signed/Unsigned

Opérations	Type IN left	Type IN right	RETURN
	Std_ulogic_vector	Std_ulogic_vector	Std_ulogic_vector
*	Std_logic_vector	Std_logic_vector	Std_logic_vector
	signed	signed	signed
	unsigned	unsigned	unsigned

Vectorized Overloaded Arithmetic Operators, not supported for synthesis. The following operators are not supported for synthesis.

Opérations	Type IN left	Type IN right	RETURN
/ MOD	Std_ulogic_vector	Std_ulogic_vector	Std_ulogic_vector
REM	Std_logic_vector	Std_logic_vector	Std_logic_vector
**	unsigned	unsigned	signed
/	signed	signed	unsigned

Comparison, Signed/Unsigned Overloaded

Opérations	Type IN left	Type IN right	RETURN
Eq Ne	Std_logic	Std_logic	
Lt Gt	Std_ulogic_vector	Std_ulogic_vector	Boolean
Le Ge	Std_logic_vector	Std_logic_vector	
Eq Ne Lt Gt Le Ge	unsigned	Unsigned	Boolean
= /= < > <= >=	Signed	Signed	Boologii

Décalage/rotation

Opérations	Argument	Count	RETURN
Sla	Std_ulogic_vector	natural	Std_ulogic_vector
Sra SII	Std_logic_vector	natural	Std_logic_vector
SrI Rol	signed	natural	signed
Ror	unsigned	natural	unsigned

Logical functions

Opérations	Type IN left	Type IN right	RETURN
And Nand Or	signed	signed	signed
Nor Xor Not xnor	unsigned	unsigned	unsigned
xnor	Std_ulogic_vector	Std_ulogic_vector	Std_ulogic_vector
XIIOI	Std_logic_vector	Std_logic_vector	Std_logic_vector

package ieee.STD_LOGIC_UNSIGNED (Synopsys Inc.)

package ieee.STD_LOGIC_SIGNED (Synopsys Inc.)

Utilisation

Ce package est utilisé pour la synthèse de type **SIGNED/UNSIGNED** avec Std_logic_vector. définis dans **IEEE.std_logic_arith.**all; (Synopsys, Inc.)

Librairies utilisées

library IEEE;	use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_1164.all;	ou
use IEEE.std_logic_arith.all;	use IEEE.std_logic_signed.all;

Arithmétique (+,-)

Opérations	Type IN left	Type IN right	RETURN
	Std_logic_vector	Std_logic_vector	
	Std_logic_vector	Integer	
+	Integer	Std_logic_vector	Std_logic_vector
_	Std_logic_vector	Std_logic	
	Std_logic	Std_logic_vector	

function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR
function "+"(L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
function "+"(L: INTEGER; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC) return STD_LOGIC_VECTOR;
function "+"(L: STD_LOGIC; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;

Arithmétique unaire (+) STD_LOGIC_VECTOR

Opérations	Type IN	RETURN
+	Std_logic_vector	Std_logic_vector

function "+"(L: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;

Multiplication STD_LOGIC_VECTOR

Opérations	Type IN left	Type IN right	RETURN
*	Std_logic_vector	Std_logic_vector	Std_logic_vector

function "*"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;

Comparaison, Integer/Signed/Unsigned

Opérations	Type IN left	Type IN right	RETURN
< <=	Std_logic_vector	Std_logic_vector	
> >=	Std_logic_vector	Integer	Boolean
= /=	Integer	Std_logic_vector	

function "<"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN; function "<"(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN; function "<"(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;</pre>

package ieee.NUMERIC_UNSIGNED

Utilisation

Ce package est utilisé pour la synthèse de type NUMERIC UNSIGNED de std_logic_vector. Synopsys, Inc.

Librairies utilisées

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
```

Fonctions de Conversion/ RESIZE

Function	In	Param	Return
TO_INTEGER	Std_logic_vector		Integer
RESIZE	Std_logic_vector	New_size: natural	Std_logic_vector

function TO_INTEGER (ARG: STD_LOGIC_VECTOR) return INTEGER; function RESIZE (ARG: STD_LOGIC_VECTOR; NEW_SIZE: NATURAL) return STD_LOGIC_VECTOR;

- -- Result subtype: STD_LOGIC_VECTOR(NEW_SIZE-1 downto 0)
- -- Result: ReSIZEs the STD_LOGIC_VECTOR vector ARG to the specified SIZE.
- -- To create a larger vector, the new [leftmost] bit positions are filled with '0'.

Arithmétique (+, -, *, /, REM, MOD) NON SIGNÉE

Opérations	Type IN left	Type IN right	RETURN
+	Std_logic_vector	Std_logic_vector	
* /	Integer	Std_logic_vector	Std_logic_vector
rem mod	Std_logic_vector	Integer	

Les paramètres peuvent être de longueur différentes

```
function "+" (L, R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
 -- Result subtype: STD LOGIC VECTOR (MAX (L'LENGTH, R'LENGTH)-1 downto 0).
 -- Result: UNSIGNED add of two STD_LOGIC_VECTOR vectors that may be of different lengths.
 function "+" (L: INTEGER; R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
 -- Result subtype: STD LOGIC_VECTOR(R'LENGTH-1 downto 0).
-- Result: Adds an INTEGER, L(may be positive or negative), to a STD_LOGIC_VECTOR
            R which is assumed to be UNSIGNED.
 function "+" (L: STD LOGIC VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
 -- Result subtype: STD LOGIC VECTOR(L'LENGTH-1 downto 0).
 -- Result: Adds a STD LOGIC VECTOR vector assumed UNSIGNED, L, to an INTEGER, R.
 function "-" (L, R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
  -- Result subtype: STD LOGIC VECTOR(MAX(L'LENGTH, R'LENGTH)-1 downto 0).
 -- Result: UNSIGNED subtraction of two STD_LOGIC_VECTOR vectors that may be of different
  lengths.
 function "-" (L: INTEGER; R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
 -- Result subtype: STD LOGIC VECTOR(R'LENGTH-1 downto 0).
 -- Result: Subtracts a UNSIGNED STD_LOGIC_VECTOR, R, from an INTEGER, L.
 function "-" (L: STD LOGIC VECTOR; R: INTEGER) return STD LOGIC VECTOR;
  -- Result subtype: STD LOGIC VECTOR(L'LENGTH-1 downto 0).
```

```
-- Result: Subtracts an INTEGER, R, from a UNSIGNED STD LOGIC VECTOR vector, L.
function "*" (L, R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
-- Result subtype: STD_LOGIC_VECTOR((L'LENGTH+R'LENGTH-1) downto 0)
-- Result: Multiplies two STD_LOGIC_VECTOR vectors that may possibly be of
             different lengths. The inputs and outputs are assumed to be UNSIGNED.
function "*" (L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
-- Result subtype: STD_LOGIC_VECTOR((L'LENGTH+L'LENGTH-1) downto 0)
-- Result: Multiplies a STD LOGIC VECTOR vector, L, with an INTEGER, R. R is
             converted to a UNSIGNED vector of SIZE L'LENGTH before
             multiplication. The multiplication is UNSIGNED.
function "*" (L: INTEGER; R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD LOGIC VECTOR((R'LENGTH+R'LENGTH-1) downto 0)
-- Result: Multiplies a STD_LOGIC_VECTOR vector, R, with an INTEGER, L. L is -- converted to a UNSIGNED vector of SIZE R'LENGTH before
             multiplication. The multiplication is UNSIGNED.
function "/" (L, R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(L'LENGTH-1 downto 0)
-- Result: Divides an STD_LOGIC_VECTOR vector, L, by another STD_LOGIC_VECTOR vector,
             This is an unsigned divide.
function "/" (L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(L'LENGTH-1 downto 0)
-- Result: Divides a STD LOGIC VECTOR vector, L, by an INTEGER, R.
             If NO OF BITS (R) > L' LENGTH, result is truncated to L'LENGTH.
             This is an unsigned divide.
function "/" (L: INTEGER; R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(R'LENGTH-1 downto 0)
-- Result: Divides an INTEGER, L, by a STD_LOGIC_VECTOR vector, R.
             If NO OF BITS(L) > R'LENGTH, result is truncated to R'LENGTH.
             This is an unsigned divide.
function "rem" (L, R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(R'LENGTH-1 downto 0)
-- Result: Computes "L'rem R" where L and R are STD_LOGIC_VECTOR vectors.
             This is an unsigned operation.
function "rem" (L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(L'LENGTH-1 downto 0)
-- Result: Computes "L rem R" where L is STD_LOGIC_VECTOR vector and R is an INTEGER.
             If NO OF BITS(R) > L'LENGTH, result is truncated to L'LENGTH.
             This is an unsigned operation.
function "rem" (L: INTEGER; R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(R'LENGTH-1 downto 0)
-- Result: Computes "L rem R" where R is STD_LOGIC_VECTOR vector and L is an INTEGER.
             If NO OF BITS(L) > R'LENGTH, result is truncated to R'LENGTH.
             This is an unsigned operation.
function "mod" (L, R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(R'LENGTH-1 downto 0)
-- Result: Computes "L mod R" where L and R are STD_LOGIC_VECTOR vectors.
             This is an unsigned operation.
function "mod" (L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(L'LENGTH-1 downto 0)
-- Result: Computes "L mod R" where L is a STD LOGIC VECTOR vector and
             R is an INTEGER.
             If NO OF BITS(R) > L'LENGTH, result is truncated to L'LENGTH.
             This is an unsigned operation.
function "mod" (L: INTEGER; R: STD LOGIC VECTOR) return STD LOGIC VECTOR;
-- Result subtype: STD_LOGIC_VECTOR(R'LENGTH-1 downto 0) -- Result: Computes "L mod R" where L is an INTEGER and
             R is a STD_LOGIC_VECTOR vector.
--
--
             If NO OF BITS(L) > R'LENGTH, result is truncated to R'LENGTH.
             This is an unsigned operation.
```

package ieee.NUMERIC_SIGNED

Utilisation

Ce package est utilisé pour la synthèse de type NUMERIC SIGNED de std_logic_vector. Synopsys, Inc.

Librairies utilisées

library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD.all;

Fonctions de Conversion/ RESIZE

Function	In	Param	Return
TO_INTEGER	Std_logic_vector		Integer
RESIZE	Std_logic_vector	New_size: natural	Std_logic_vector

function TO_INTEGER (ARG: STD_LOGIC_VECTOR) return INTEGER;

function **RESIZE** (ARG: STD_LOGIC_VECTOR; NEW_SIZE: NATURAL) return STD_LOGIC_VECTOR;

- -- Result subtype: STD_LOGIC_VECTOR(NEW_SIZE-1 downto 0)
- -- Result: ReSIZEs the STD_LOGIC_VECTOR vector ARG to the specified SIZE.
- -- To create a larger vector, the new [leftmost] bit positions are filled with the sign bit (ARG'LEFT). When truncating, **the sign bit is retained along with the rightmost part**.

Arithmétique (+, -, *, /, REM, MOD) SIGNÉE

Opérations	Type IN left	Type IN right	RETURN
-	Std_logic_vector	Std_logic_vector	
* /	Integer	Std_logic_vector	Std_logic_vector
rem mod	Std_logic_vector	Integer	

Les paramètres peuvent être de longueurs différentes

package ieee.NUMERIC_EXTRA (Mentor Graphics)

Librairies utilisées

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

Fonctions de Conversion

Function	Arg	Return
TO_STD_LOGIC	Boolean	Std_logic

function TO_STD_LOGIC(arg : BOOLEAN) return STD_LOGIC;

Fonctions logiques de réduction

Opérations	Arg	Return
And_reduce Nand_reduce		
Or_reduce Nor_reduce Xor_reduce Xnor_reduce	Std_logic_vector	Std_logic

Effectue l'opération spécifiée entre tous les bits du vecteur d'entrée

Resumé des Librairies

Librairies types fonctions conversions	std.standard	leee.std_logic_1164	leee.std_logic_arith	leee.std_logic_signed ieee.std_logic_unsigned	leee.numeric_std	leee.numeric_signed ieee.numeric_unsigned	leee.numeric_bit
bit	Χ						
std_logic/std_logic_vector		X	X	Х			
integer	X		Χ	X	Χ	X	Χ
signed/unsigned of bit							Х
signed/unsigned of std_logic			Х		Х	х	
logic		Х	Х		Х		Х
shift/rotate			Х		Х		Х
arithm.			Χ	Х	Х	Х	Х
comparaison			Х	х	Х		Х
rising/falling_edge		Х					Х
nong/amig_oago		,,					7.
Conversions :							
To_bit		Х					
To_bitvector		Х					
To_StdULogic		Х					
To_StdLogicVector		Х					
To_StdULogicVector		X					
To_Integer			Х		Х	Х	Х
To_Stdlogic			X				
To_StdULogicVector			X				
To_StdLogicVector To_Unsigned			X		X		X
To_Signed			X		X		X
CONV_UNSIGNED			X				
CONV_SIGNED			X				
Zero_extend			Х				
RESIZE					Х	х	Х