
Group 48 Design Record


Ahmed Elmalawany, Andrew Glenwright, Jordan Lonneberg
October 10, 2020

RTL Schematic




Reports

No critical warnings or error messages were generated.



Slow 1200 mV Model Fmax



This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges \vee

Test Bench Results

tb_mux2 Test Bench Results



tb_top_level Test Bench Results

