

PineNote Schematics v1.1

Main Functions Introduction

1) PMIC: RK817-5+Charger+DiscretePower

2) RAM: LPDDR4 1x32Bit(Default: 4GB)

3) ROM: eMMC5.1(Default:128GB)

4) Support: Support: 1 x USB2.0 OTG

5) Support: 8Bit/16Bit E-Paper

6) Support: a/b/g/n/ac WIFI, BT5.0

7) Support: Gyroscope-sensor G-sensor M-sensor PS-sensor

8) Support: Speaker out(1.3W@8ohm)

9) Add Console UART thru USB-C port

10) Add internal digital video port

♦ PINE64			PINE64	1			
Project:	Project: PineNote Mainboard Schematic-20210824						
File:	00.Cove	00.Cover Page					
Date:	Tuesday, Au	Tuesday, August 24, 2021 Rev: V1.2					
Designed by:	<designer></designer>	Reviewed by:	<checker></checker>	Sheet:	0 of 99		

4 3 2

Table of Content

Table C	of Content
Page 0	00.Cover Page
Page 1	01.Index and Notes
Page 2	02.Revision History
Page 3	03.Block Diagram
Page 4	04.Power Diagram
Page 5	05.Power Sequence/IO Domain Map
Page 6	06.Reset Map/Clock Map
Page 7	07.12C Bus Map
Page 8	08.UART Map
Page 9	09.Block Diagram
Page 10	10.RK3566_Power/GND
Page 11	11.RK3566_DDR PHY
Page 12	12.RK3566_OSC/PLL/PMUIO
Page 13	13.RK3566_Flash/SD_Controller
Page 14	14.RK3566_USB/PCIe/SATA PHY
Page 15	15.RK3566_SARADC/GPIO
Page 16	16.RK3566_VI Interface
Page 17	17.RK3566_VO Interface_1
Page 18	18.RK3566_VO Interface_2
Page 19	19.RK3566_Audio Interface
Page 20	20.EINK Power
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 25	25.USB2/USB3 Port
Page 33	33.DRAM-LPDDR4_1X32bit_200P
Page 40	40.Flash-eMMC Flash
Page 50	50.Front Light
Page 51	51. ED103_EPD
Page 52	52. EMR
Page 53	53.TP
Page 61	61:WIFI/BT-SDIO
Page 70	70. Audio-Speaker
Page 90	90.Sensor
Page 91	91.Debug UART/SPI Port
Page 92	92.KEY Array
Page 99	99.Mark/Hole/Heatsink
rage 77	99.Wai K/TiOle/TieatSiiTK
	+
	+
	+

Description

Note

Option

Notes

Component parameter description


1. DNP stands for component not mounted temporarily


2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.


₱PINE64 PINE64 Project: PineNote Mainboard Schematic-20210824 01.Index and Notes Tuesday, August 24, 2021 Designed by: Daniel.J Reviewed by: Default Sheet:

on Histo	ry		
Date	Ву	Change Dsecription	Approved
2020-10-26	ZHM	1: Revision preliminary version	
2021-07-26	Pine64	1: PineNote schematic released	
•	•		•
		\$ PINFR∆	PINE64
		Project: PineNo	ote Mainboard Schematic-20210824
		Date: Tuesday, .	August 24, 2021
	Date 2020-10-26	2020-10-26 ZHM	Date By Change Dsecription 2020-10-26 ZHM 1: Revision preliminary version 2021-07-26 Pine64 1: PineNote schematic released





Power Sequence & Power Path assignment




Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
VCC_SYS	RK817-5_LDO2	0.4A	VDDA_OV9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDAOV9_PMU	Slot:1	0.9V	ON	ON
	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
VCC_SYS	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
VCC_SYS	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETn			Slot:4+5			
VCC_BAT	RK817-5_BOOST	1.5A	VCC5V_MIDU	N/A	5.0V	ON	OFF
VCC_BAT	RK817-5_OTG	7.5A	VBUS	N/A	3.00	- ON	011
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF

10 Power Domain Map


Refer to the actual design!

		Suppor 10 Volt	t age	Assignment IO Do	omain Voltage		
IO Domain	Pin Num	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUI 01	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUI 02	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCC102	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1> VCCIO_FLASH = 1.8V
vcc103	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCC105	1N5 1N6	YES	YES	VCC105	VCC_3V3	3.3V	
VCC106	1L4 1L5	YES	YES	VCC1O6	VCC_3V3	3.3V	
VCC107	1N8	YES	YES	VCCIO7	VCC1V8_DVP	1.8V	

\$ PINE€	34		PINE6	4			
Project:	PineNot	te Mainbo	ard Scher	natic-2	20210824		
File:	05.Powe	r Sequenc	e/IO Doma	in Map)		
Date:	Tuesday, Aug	Tuesday, August 24, 2021 Rev: V1.2					
Designed by:	Daniel J	Reviewed by:	Default	Sheet:	5 of 99		




I2C MAP






₱PINE64 F			PINE64	ļ			
Project:	PineNo	PineNote Mainboard Schematic-20210824					
File:	07.I2C B	us Map					
Date:	Tuesday, Aug	Tuesday, August 24, 2021 Rev: V1.2					
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	7 of 99		

UART MAP







	♦PINE64 PINE6			4		
Project:	PineNote Mainboard Schematic-20210824					
File:	08.UAR1	08.UART Map				
Date:	Tuesday, Aug	Tuesday, August 24, 2021 Rev: V1.2				
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	8 of 99	



₱ PINE64			PINE64	ļ	
Project: PineNote Mainboard Schem					20210824
File:	09. Dian	gram			
Date: Tuesday, August 24, 2021 Rev: V1.2					
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	9 of 99



RK3566_F (DDR PHY)



 Project:
 PineNote Mainboard Schematic-20210824

 File:
 11.RK3566_DDR PHY


 Date:
 Tuesday, August 24, 2021
 Rev.
 V1.2


Designed by: Daniel.J Reviewed by: Default

Rev: V1.2 Sheet: 11 o


11 of 99


RK3566_G(OSC/PLL/PMUIO1/2) OSC PMUIO1 Domain </reset_soc</pre> Operating Voltage=3.3V Only XOUT24M XIN24M >>PMIC SLEEP H Operating PMIC_INT USB_CC_INT Voltage TP_RST_L TP_INT_L =1.8V Only (PMUPLL_AVDD_1V8) //FLASH_VOL_SEL FLASH_VOL_SEL / GPIO0_A7_ VCC3V3_PMU GPIO0_D4_d GPIO0_D5_d GPIO0_D6_d PMUIO: VDDA0V9_PMU PMU PLL PMUIO2 Domain Operating Voltage=1.8V/3.3V PMUPLL_AVDD_0V9 12C0_SCL_PMIC SI2C1_SDA_PEN BLE_PC1_INT PEN_IRQ_L PCIE20_WAKEn_M0 VCCA1V8_PMU KEINK BL PWM PMUPLL_AVDD_1V8 TP_PWR_EN_H WPEN_RES HOST_WAKE_BT_H BT_WAKE_HOST_H GPIO0_C1_c GPIO0_C2_c PMUPLL_AVSS BT_REG_ON_H WIFI_WAKE_HOST_H SYS PLL UARTO_CTSn VDDA_0V9 WART2_TX_M0_DEBUG SYSPLL_AVDD_0V9 VCC3V3_PMU PMUIO1/2/OSC Domain Logic Power VCCA 1V8 Operating Voltage=0.9V VDDA0V9_PMU SYSPLL_AVDD_1V8 PMU_VDD_LOGIC_0V9 SYSPLL AVSS VCC3V3 PMII VDD3V3 WPEN 2.2K/5% 5% R0402 Caps of between dashed green lines and U1000 should be placed under the U1000 package. ₱ PINE64 PINE64 Other caps should be placed close to the U1000 package Project: PineNote Mainboard Schematic-20210824 12.RK3566 OSC/PLL/PMUIO Tuesday, August 24, 2021 V1.2 Designed by: Daniel.J Reviewed by: Default Sheet: 12 of 99






₱ PINE64		PI	NE64				
Project:	Project: PineNote Mainboard Schematic-20210824						
File:	13.RK35	66_Flash/	SD Control	ler			
Date:	Tuesday, A	Tuesday, August 24, 2021 Rev: V1.2					
Designed by:	Daniel J	Reviewed by:	Default	Sheet:	13 of 99		





RK3566_P(MIPI_CSI_RX) MIPI CSI RX 100ohm ± 10% MIPI_CSI_RX_D0-3 Option1 Sensor1 x4Lane MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D1 MIPI_CSI_RX_D0-1 MIPI_CSI_RX_D2r Sensor1 x2Lane MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D3p MIPI_CSI_RX_D3n Option2 MIPI_CSI_RX_CLK0p MIPI_CSI_RX_D2-3 Sensor2 x2Lane MIPI_CSI_RX_CLK1 VDDAOV9 TMAGE MIPI_CSI_RX_AVDD_0V9 VCCA1V8_IMAGE MIPI_CSI_RX_AVDD_1V8


RK3566_M(VCCIO6 Domain)




Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


File:	10.KK33						
File:	46 DV25	16.RK3566_VI Interface					
Project:	PineNot	PineNote Mainboard Schematic-20210824					
♥PINE64 PINE64							





RK3566_H(VCCIO1 Domain)





Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

₱PINE64 PINE64								
Project:	PineNote Mainboard Schematic-20210824							
File:	19.RK35	19.RK3566_Audio Interface						
Date:	Tuesday, Au	Tuesday, August 24, 2021 Rev: V1.2						
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	19 of 99			

E

1


3


2


2

I.J Reviewed b

Default S












	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by def		
eMMC	1.8V	FLASH_VOL_SEL> Logic=H		
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)		
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL> Logic=L(Default)		







Note:

FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven

₱PINE64		PINE64				
Project:	PineNote Mainboard Schematic-20210824					
File: 23.Power_Flash Power Manage						
Date:	Tuesday, August 24, 2021			Rev:	V1.2	
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	23 of 99	

4

2

Reviewed b

She

