



PineNote Schematics v1.1

Main Functions Introduction

- 1) PMIC: RK817-5+Charger+DiscretePower
- 2) RAM: LPDDR4 1x32Bit(Default: 4GB)
- 3) ROM: eMMC5.1(Default: 128GB)
- 4) Support: Support: 1 x USB2.0 OTG
- 5) Support: 8Bit/16Bit E-Paper
- 6) Support: a/b/g/n/ac WIFI, BT5.0
- 7) Support: Gyroscope-sensor G-sensor M-sensor PS-sensor
- 8) Support: Speaker out(1.3W@8ohm)
- 9) Add Console UART thru USB-C port
- 10) Add internal digital video port


 PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210824		
File:	00.Cover Page		
Date:	Tuesday, August 24, 2021		Rev: V1.2
Designed by:	<designer>	Reviewed by: <Checker>	Sheet: 0 of 99

Table of Content

[illegible]

Notes

NOTE 1:
Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source, please refer to our AVL.


Description:

Note


Option

	5	4	3	2	1
D	Revision History				
	<i>Version</i>	<i>Date</i>	<i>By</i>	<i>Change Dscription</i>	<i>Approved</i>
	V0.1	2020-10-26	ZHM	1: Revision preliminary version	
	V1.1	2021-07-26	Pine64	1: PineNote schematic released	
C					
B					
A					
	5	4	3	2	1
<div> PINE64 </div> <div> Project: PineNote Mainboard Schematic-20210824 </div> <div> File: 02.Revision History </div> <div> Date: Tuesday, August 24, 2021 Rev: V1.2 </div> <div> Designed by: Daniel.J Reviewed by: Default Sheet: 2 of 99 </div>					


	5	4	3	2	1
D	<h1>Revision History</h1>				
	Version	Date	By	Change Description	Approved
	V0.1	2020-10-26	ZHM	1: Revision preliminary version	
	V1.1	2021-07-26	Pine64	1: PineNote schematic released	
C					
B					
A					
	5	4	3	2	1
<div> PINE64 </div> <div> Project: PineNote Mainboard Schematic-20210824 </div> <div> File: 02.Revision History </div> <div> Date: Tuesday, August 24, 2021 Rev: V1.2 </div> <div> Designed by: Daniel.J Reviewed by: Default Sheet: 2 of 99 </div>					

	5	4	3	2	1
D	<h1>Revision History</h1>				
Version	Date	By	Change Dscription	Approved	
V0.1	2020-10-26	ZHM	1: Revision preliminary version		
V1.1	2021-07-26	Pine64	1: PineNote schematic released		
C					
B					
A					
	5	4	3	2	1
					<div>  PINE64 </div> <div> <div>Project:</div> <div>PineNote Mainboard Schematic-20210824</div> </div> <div> <div>File:</div> <div>02.Revision History</div> </div> <div> <div>Date:</div> <div>Tuesday, August 24, 2021</div> <div>Rev:</div> <div>V1.2</div> </div> <div> <div>Designed by:</div> <div>Daniel.J</div> <div>Reviewed by:</div> <div>Default</div> <div>Sheet:</div> <div>2 of 99</div> </div>

RK3566 Ref Block Diagram




Power Diagram



Power Sequence

&Power Path assignment



Power Source	PMIC Channel	Supply Limit	Power Supply Name	Time Slot	Default Voltage	Work Status	Sleep Status
VCC_SYS	RK817-5_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_BUCK2	2.5A	VDD_NPU,VDD_GPU	Slot:2	0.9V	ON	OFF
VCC_SYS	RK817-5_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON
VCC_SYS	RK817-5_BUCK4	1.5A	VCC_3V3	Slot:4	3.3V	ON	OFF
VCC_SYS	RK817-5_LDO1	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON
	RK817-5_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF
	RK817-5_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON
VCC_SYS	RK817-5_LDO4	0.4A	VCCIO_ACODEC	N/A	1.8V	ON	OFF
	RK817-5_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF
	RK817-5_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON
VCC_SYS	RK817-5_LDO7	0.4A	VCC_1V8	Slot:2	1.8V	ON	OFF
	RK817-5_LDO8	0.4A	VCC1V8_DVP	N/A	1.8V	ON	OFF
	RK817-5_LDO9	0.4A	VCC2V8_DVP	N/A	2.8V	ON	OFF
VCC_BAT	RK817-5_RESETh			Slot:4+5			
VCC_BAT	RK817-5_BOOST RK817-5_OTG	1.5A	VCC5V_MIDU VBUS	N/A	5.0V	ON	OFF
VCC_3V3	Switch		VCC3V3_SD	Slot:4	3.3V	ON	OFF
VCC_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF

IO Power Domain Map

Refer to the actual design!

IO Domain	Pin Num	Support IO Voltage		Assignment IO Domain Voltage		Voltage	Notes
		3.3V	1.8V	Supply Power Net Name	Power Source		
PMUIO1	1P16	YES	NO	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	1N15	YES	YES	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	1D13	YES	YES	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	1C13	YES	YES	VCCIO_FLASH	VCC_1V8	1.8V	FLASH_VOL_SEL = 1 --> VCCIO_FLASH = 1.8V
VCCIO3	1F17	YES	YES	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	1E16	YES	YES	VCCIO4	VCC1V8_PMU	1.8V	
VCCIO5	1N5 1N6	YES	YES	VCCIO5	VCC_3V3	3.3V	
VCCIO6	1L4 1L5	YES	YES	VCCIO6	VCC_3V3	3.3V	
VCCIO7	1N8	YES	YES	VCCIO7	VCC1V8_DVP	1.8V	



PINE64

Project: PineNote Mainboard Schematic-20210824

File: 05.Power Sequence/IO Domain Map

Date: Tuesday, August 24, 2021


Rev: V1.2

Designed by: Daniel.J


Reviewed by: Default

Sheet: 5 of 90


RESET Signal MAP




Clock Map



I2C MAP



UART MAP




M0

M1


Unselected IOMUX path

IOMUX path in use




RK3566_ABCDE

(Power&GND)




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package


 PINE64		PINE64				
Project:	PineNote Mainboard Schematic-20210824					
File:	10.RK3566_Power/GND					
Date:	Tuesday, August 24, 2021				Rev:	V1.2
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	10 of 99	

RK3566_F (DDR PHY)





Caps should be placed under
the U1000 package

RK3566_G(OSC/PLL/PMUIO1/2)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3566_I(VCCIO2 Domain)




RK3566_J(VCCIO3 Domain)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3566_V(USB2.0 HOST)




Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package




RK3566_K(VCCIO4 Domain)




For WIFI

For BT

For BT




RK3566_N(VCCIO7 Domain)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

RK3566_O (SARADC/OTP)




SARADC_VINI_HW_ID	Up	Rdown	ADC	
Version 1	10K	DNP	1023	1.8V
Version 2	20K	100K	852	1.5V
Version 3	18K	36K	681	1.2V
Version 4	51K	51K	512	0.9V
Version 5	36K	18K	340	0.6V
Version 6	100K	20K	170	0.3V
Version 7	DNP	10K	0	0V

RK3566_P(MIPI_CSI_RX)



RK3566_M(VCCIO6 Domain)




Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.

Other caps should be placed close to the U1000 package

3566_S(MIPI_DSI_TX1)



RK3566 Q (HDMI2.0 TX)



RK3566_L(VCCIO5 Domain)

U1000L

VCCIO5 Domain
Operating Voltage=1.8V/3.3V





VOP_BT1120_D0	/ SPI1_CS0_M1			/ SDMMC2_D0_M1	/ GPIO3_A1_d
VOP_BT1120_D1		/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d
VOP_BT1120_D2		/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d
VOP_BT1120_D3		/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d
VOP_BT1120_D4		/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d
VOP_BT1120_CLK		/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d
VOP_BT1120_D5		/ GMAC1_RXCLK_M0		/ SDMMC2_DET_M1	/ GPIO3_A7_d
VOP_BT1120_D6		/ ETH1_REFCLKO_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_d
PWM8_M0	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1		/ GPIO3_B1_d
PWM9_M0	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1		/ GPIO3_B2_d
VOP_BT1120_D9	/ I2C5_SCL_M0	/ GMAC1_RXDV_CRS_M0		/ PDM_SDI0_M2	/ GPIO3_B3_d
VOP_BT1120_D10	/ I2C5_SDA_M0	/ GMAC1_RXER_M0		/ PDM_SDI1_M2	/ GPIO3_B4_d
PWM10_M0	/ VOP_BT1120_D11	/ I2C3_SCL_M1	/ GMAC1_TXD0_M0		/ GPIO3_B5_d
PWM11_IR_M0	/ VOP_BT1120_D12	/ I2C3_SDA_M1	/ GMAC1_TXD1_M0		/ GPIO3_B6_d
PWM12_M0		/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d
PWM13_M0		/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d
VOP_BT1120_D13	/ SPI1_MOSI_M1		/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d
VOP_BT1120_D14	/ SPI1_MISO_M1		/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d
VOP_BT1120_D15	/ SPI1_CLK_M1		/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d

VCCIO5_1
VCCIO5_2

RK3566
BGA565_15R50X14R40X0R90

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



PINE64

Project: PineNote Mainboard Schematic-20210824

File: 18.RK3566_VO Interface_2

Date: Tuesday, August 24, 2021 Rev: V1.2


Designed by: Daniel.J Reviewed by: Default Sheet: 18 of 99

RK3566_H(VCCIO1 Domain)


U1000H

VCCIO1 Domain


Operating Voltage=1.8V/3.3V



BDA565_15R50X14R40X0R90



VCCIO_ACODEC



for MicArray & Loopback



for 4 DMEMS MicArray

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



PINE64

Project: PineNote Mainboard Schematic-20210824


File: 19.RK3566_Audio Interface

Date: Tuesday, August 24, 2021 Rev: V1.2

Designed by: Daniel.J Reviewed by: Default Sheet: 19 of 99

I2C0_SCL_PMIC
I2C0_SDA_PMIC
PMIC_SLEEP_H



VDD_CPU_EXT










Flash Power Manage


FLASH_VOL_SEL

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)




Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven








Dual Cod/Warm light control, Front Light IC at FPC cable.






SCH Note:
Iout=0.2V/Rfb=0.2/20=10mA



 PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210824		
File:	50.Front Light		
Date:	Tuesday, August 24, 2021	Rev:	V1.2
Designed by:	ZHM	Sheet:	50 of 99










COF

TP IO voltage 3.3V


 <div>PINE64</div>	
Project:	PineNote Mainboard Schematic-20210824
File:	53.TP
Date:	Tuesday, August 24, 2021
Rev:	V1.2
Designed by:	Daniel.J
Reviewed by:	Default
Sheet:	53 of 99

SDIO WIFI/BT Module-1T1R







Loopback for Stereo Speaker




SPK



SPK



 PINE64		PINE64	
Project:	PineNote Mainboard Schematic-20210824		
File:	70.Audio-SPK		
Date:	Tuesday, August 24, 2021	Rev:	V1.2
Designed by:	Daniel.J	Reviewed by:	Default
Sheet:	70 of 99		




<<PMIC_SLEEP_PMIC

>>I2C5_SCL_TP_SEN

<<I2C5_SDA_TP_SEN


<<GSSENSOR_INT_L

<<HALL_INT_L




Cover open HALL_INT Hi

Cover Close HALL_INT Lo

 PINE64		PINE64				
Project:	PineNote Mainboard Schematic-20210824					
File:	90.Sensor/HALL					
Date:	Tuesday, August 24, 2021				Rev:	V1.2
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	90 of 99	

UART2_RX_M0_DEBUG
UART2_TX_M0_DEBUG

Debug UART2



PINE64




Project: PineNote Mainboard Schematic-20210824

File: 91.Debug UART

Date: Tuesday, August 24, 2021 **Rev:** V1.2


Designed by: Daniel.J **Reviewed by:** Default **Sheet:** 91 of 99

PCB Mark Point



Heatsink

When use socket,
NO Heatsink holes is reserved.

 PINE64		PINE64				
Project:	PineNote Mainboard Schematic-20210824					
File:	99.Mark/Hole/Heatsink					
Date:	Tuesday, August 24, 2021				Rev:	V1.2
Designed by:	Daniel.J	Reviewed by:	Default	Sheet:	99 of 99	