

**Latency Distribution for 3-Hop Circuit Construction Stages**

