**MANIPAL INSTITUTE OF TECHNOLOGY**
**Manipal – 576 104**

**DEPARTMENT OF COMPUTER SCIENCE & ENGG.**




This is to certify that Ms./Mr. ……...…… Reg. No. …..…… Section: …… Roll No: ……... has satisfactorily completed the lab exercises prescribed for Digital System Design Lab [CSE 2162] of Second Year B. Tech (AI & ML) . Degree in Computer Science and Engg. at MIT, Manipal, in the academic year 2022-2023.

Date: …….....

Signature
Faculty in Charge

## CONTENTS

**Course Objectives**

This laboratory course enables students to

- Simplify the logical expressions and implement the same using Verilog.
- Design combinational and sequential circuits, simple systems.
- Relate theoretical concepts to practical applications like multiplexer, encoder, decoder, code converter, counter, and shift registers.

**Course Outcomes**

At the end of this course, students will be able to

- Demonstrate the simulation of simple logical circuits in Verilog and design arithmetic circuits
- Develop the Verilog code for multiplexers, encoders, decoders and utilize them in the hierarchical code to build various practical applications.
- Design and simulate sequential circuits and simple processors using Verilog.

**Evaluation plan**

- Internal Assessment Marks: 60%
  - ✓ Continuous evaluation component (for each evaluation):10 marks
  - ✓ The assessment will depend on punctuality, program execution, maintaining the observation note and answering the questions in viva voce.
  - ✓ Total marks of the 12 evaluations reduced to marks out of 60.
- End semester assessment of 2-hour duration: 40 %

## INSTRUCTIONS TO THE STUDENTS

**Pre- Lab Session Instructions**

1. Students should have a separate observation book and the required stationery for every lab session.
2. Be on time and follow the institution dress code.
3. Must sign in the log register provided.
4. Make sure to occupy the allotted seat and answer the attendance.
5. Adhere to the rules and maintain the decorum.

**In- Lab Session Instructions**

- Follow the instructions on the allotted exercises.
- Show the program and results to the instructors on completion of experiments.
- On receiving approval from the instructor, copy the program and results in the Lab record.
- Prescribed textbooks and class notes can be kept ready for reference if required.

**General Instructions for the exercises in Lab**

- Implement the given exercise individually and not in a group.
- The observation book should be complete with proper design, logical diagrams, truth tables and waveforms related to the experiment they perform.
- Plagiarism (copying from others) is strictly prohibited and would invite severe penalties in evaluation.
- The exercises for each week are divided into three sets:
  - Solved exercise.
  - Lab exercises - to be completed during lab hours.
  - Additional Exercises - to be completed outside the lab or in the lab to enhance the skill.
- Questions for lab tests and examinations are not necessarily limited to the questions in the manual but may involve some variations and/or combinations of the questions.
- A sample note preparation is given as a model for observation.

**THE STUDENTS SHOULD NOT**

- Bring mobile phones or any other electronic gadgets to the lab.
- Go out of the lab without permission.

**SAMPLE LAB OBSERVATION NOTE PREPARATION**

**LAB NO:** **Date:**

**Title: Introduction to Verilog**

1. Write Verilog code to implement the following
2. Implement the following circuit using the continuous assignment.




**Aim:** To write Verilog code, Testbench code, Truth table, and waveform for the above circuit.

**Verilog code:**

```
module example1(x1, x2, x3, f);
    input x1, x2, x3;
    output f;
    assign f = (x1 & x2) | (~x2 & x3);
endmodule
```

**TestBench Code:**

```
`timescale 1ns/1ns
`include "example1.v"    //Name of the Verilog file

module example1_tb();
reg x1, x2, x3;          //Input
wire f;                  //Output

example1 ex1(x1, x2, x3, f);  //Instantiation of the module
initial


begin

        $dumpfile("example1_tb.vcd");
        $dumpvars(0, example1_tb);

        x1=1'b0; x2=1'b0; x3=1'b0;
```

```
        #20;

        x1=1'b0; x2=1'b0; x3=1'b1;
        #20;

        x1=1'b0; x2=1'b1; x3=1'b0;
        #20;

        x1=1'b0; x2=1'b1; x3=1'b1;
        #20;

        x1=1'b1; x2=1'b0; x3=1'b0;
        #20;

        x1=1'b1; x2=1'b0; x3=1'b1;
        #20;

        x1=1'b1; x2=1'b1; x3=1'b0;
        #20;

        x1=1'b1; x2=1'b1; x3=1'b1;
        #20;

        $display("Test complete");
end

endmodule
```

**Truth table:**

| x1 | x2 | x3 | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

**Waveform:**


SST
example1_tb
ex1
Type
Signals
wire
f
reg
x1
reg
x2
reg
x3
Signals
Time
f
x1
x2
x3
Waves
100 ns

**Lab No :1** **Date:**

# INTRODUCTION TO VERILOG

## Objectives:

In this lab, student will be able to

1. Learn the basic concepts of logic circuits and analyze the logic network.
2. Write the Truth table and Timing diagram.
3. Understand different representation of logic circuits in Verilog.
4. Learn the different tools available in the CAD system.
5. Write and simulate logic circuits using Verilog.

## I. Basic concepts of Logic Circuits

### Logic Circuits

- Perform operations on digital signals.
- Signal values are restricted to a few discrete values.
- In binary logic circuits, there are only two values, 0 and 1.

### Logic Gates and Networks

- Each logic operation can be implemented electronically with transistors, resulting in a circuit element called a logic gate.
- It has one or more inputs and one output that is a function of its inputs.
- It is often convenient to describe a logic circuit by drawing a circuit diagram, or schematic, consisting of graphical symbols representing the logic gates.

The graphical symbols for the AND, NOT and OR gates are shown in Fig. 1.1, 1.2 and 1.3 respectively.




Figure 1.1




Figure 1.2




Figure 1.3

- A larger circuit is implemented by a network of gates, as shown in Fig. 1.4




Figure 1.4

| $x_1$ | $x_2$ | $x_1 \cdot x_2$ | $x_1 + x_2$ |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| | | AND | OR |

Figure 1.5 **Truth Table**

- The operations AND, OR etc can also be defined in the form of a table as shown in Figure 1.5.
- The first two columns (to the left of the heavy vertical line) give all four possible combinations of logic values that the variables x1 and x2 can have.
- The next column defines the AND operation for each combination of values of x1 and x2, and the last column defines the OR operation.
- In general, for n input variables the truth table has $2^n$ rows.

## II. Analysis of a Logic Network

- Determining the function performed by an existing logic network is referred to as the Analysis process.
- The reverse task of designing a new network that implements a desired functional behavior is referred to as the Synthesis process.
- To determine the functional behavior of the network in Fig. 1.6, we can consider what happens if we apply all possible values to input signals x1 and x2. The analysis of these input values at various intermediate points is shown in Fig. 1.7.




Figure 1.6

| x1 | x2 | A | B | f |
|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |

Figure 1.7

**Timing Diagram**

- The information in Fig. 1.7 can be presented in graphical form, known as a timing diagram, as shown in Fig. 1.8.
- The figure shows the waveforms for the inputs and output of the network, as well as for the internal signals at the points labeled A and B.




Figure 1.8

**Functionally Equivalent Networks**

- Going through the same analysis procedure, we find that the output '*g'* in Fig. 1.9, changes in exactly the same way as f does in Fig. 1.6.
- Therefore, g(x1, x2) = f (x1, x2), which indicates that the two networks are functionally equivalent.




Figure 1.9

## III. Introduction to CAD Tools

- Logic circuits are designed using CAD tools that automatically implement synthesis techniques.
- CAD system includes tools for design entry, synthesis and optimization, simulation and physical design.

**Design Entry**

- The starting point in the process of designing a logic circuit is the conception of what the circuit is supposed to do and the formulation of its general structure.
- The first stage of this process involves entering into the CAD system a description of the circuit being designed. This stage is called design entry.
- For design entry, we are writing source code in a hardware description language.

**Hardware Description Languages**

- A hardware description language (HDL) is similar to a typical computer programming language except that an HDL is used to describe hardware rather than a program to be executed on a computer.
- Two HDLs are IEEE standards: Verilog HDL and VHDL.

**Why use Verilog**

- Supported by most companies that offer digital hardware technology.
- Verilog provides design portability. A circuit specified in Verilog can be implemented in different types of chips and with CAD tools provided by different companies, without changing the Verilog specification.
- Both small and large logic circuit designs can be efficiently represented in Verilog code.

**Functional Simulation**

- The functional simulator tool verifies that the designed circuit functions as expected.
- It uses two types of information.
  - First, the user's initial design is represented by the logic equations generated during synthesis.
  - Second, the user specifies the valuations of the circuit's inputs that should be applied to these equations during the simulation.
- For each valuation, the simulator evaluates the outputs produced by the expressions.
- The results of simulations are usually provided in the form of a timing diagram that the user can examine to verify that the circuit operates as required.

**Timing Simulation**

- When the values of inputs to the circuit change it takes a certain amount of time before a corresponding change occurs at the output. This is called a propagation delay of the circuit.

## IV. Representation of Digital Circuits in Verilog

- **Structural representation-** A larger circuit is defined by writing code that connects simple circuit elements together.
- **Behavioral representation-** Describing a circuit by using logical expressions and programming constructs that define the behavior of the circuit but not its actual structure in terms of gates.

**Structural Specification of Logic Circuits**

- A gate is represented by indicating its functional name, output, and inputs. Different logic gates are shown in Table 1.1

For example,

- A two-input AND gate, with inputs x1 and x2 and output y, is denoted as

**and** (y, x1, x2);

- A four-input OR gate is specified as
  **or** (y, x1, x2, x3, x4);
- The NOT gate is given by **not** (y, x); implements y = x'.

Table 1.1

| Name | Description | Usage |
|---|---|---|
| and | $f = (a \cdot b \cdot \cdots)$ | **and** $(f, a, b, \ldots)$ |
| nand | $f = \overline{(a \cdot b \cdot \cdots)}$ | **nand** $(f, a, b, \ldots)$ |
| or | $f = (a + b + \cdots)$ | **or** $(f, a, b, \ldots)$ |
| nor | $f = \overline{(a + b + \cdots)}$ | **nor** $(f, a, b, \ldots)$ |
| xor | $f = (a \oplus b \oplus \cdots)$ | **xor** $(f, a, b, \ldots)$ |
| xnor | $f = (a \odot b \odot \cdots)$ | **xnor** $(f, a, b, \ldots)$ |
| not | $f = \overline{a}$ | **not** $(f, a)$ |

**Verilog Module**

- It is a circuit or subcircuit described with Verilog code.
- The module has a name, ***module_name***, which can be any valid identifier, followed by a list of ports.
- The term port refers to an input or output connection in an electrical circuit. The ports can be of type **input**, **output**, or **inout** (bidirectional), and can be either scalar or vector.

**The General Form of a Module**

```
module module name [(port name{, port name})];
        [parameter declarations]
        [input declarations]
        [output declarations]
        [inout declarations]
        [wire or tri declarations]
        [reg or integer declarations]
        [function or task declarations]
        [assign continuous assignments]
        [initial block]
        [always blocks]
        [gate instantiations]
        [module instantiations]
endmodule
```

**Documentation in Verilog Code**

- Documentation can be included in Verilog code by writing a comment. A short comment begins with the double slash, //, and continues to the end of the line. A long comment can span multiple lines and is contained inside the delimiters **/*** and ***/.**

**White Space**

- White space characters, such as SPACE and TAB, and blank lines are ignored by the Verilog compiler.
- Multiple statements can be written on a single line.
- Placing each statement on a separate line and using indentation within blocks of code, such as an **if-else** statement are good ways to increase the readability of code.

**Signals in Verilog Code**

- A signal in a circuit is represented as a net or a variable with a specific type.
- A net or variable declaration has the form

  **type** [range] signal_name{, signal_name};
- The signal_name is an identifier
- The range is used to specify vectors that correspond to multi-bit signals

**Signal Values and Numbers**

- Verilog supports scalar nets and variables that represent individual signals and vectors that correspond to multiple signals.
- Each individual signal can have four possible values:

  0 = logic value 0 1 = logic value 1

  z = tri-state (high impedance) x = unknown value
- The value of a vector variable is specified by giving a constant of the form [size][’radix]constant where size is the number of bits in the constant, and radix is the number base. Supported radices are

  d = decimal b = binary h = hexadecimal o = octal
- Some examples of constants include

  0 the number 0 10 the decimal number 10

  ’b10 the binary number 10 = $(2)_{10}$ ’h10 the hex number 10 = $(16)_{10}$

  4’b100 the binary number 0100 = $(4)_{10}$

**Nets**

Verilog defines a number of types of nets.

- A net represents a node in a circuit.
- For synthesis purposes, the only important nets are of **wire** type.
- For specifying signals that are neither inputs nor outputs of a module, which are used only for internal connections within the module, Verilog provides the **wire** type.

**Identifier Names**

- Identifiers are the names of variables and other elements in Verilog code.
- The rules for specifying identifiers are simple: any letter or digit may be used, as well as the _ underscore and $ characters.
- An identifier must not begin with a digit and it should not be a Verilog keyword.
  - Examples of legal identifiers are f, x1, x, y, and Byte.
  - Some examples of illegal names are 1x, +y, x*y, and 258
- Verilog is case sensitive, hence k is not the same as K, and BYTE is not the same as Byte.

**Verilog Operators**

- Verilog operators are useful for synthesizing logic circuits.
- Table 1.2 lists these operators in groups that reflect the type of operation performed.

Table 1.2

| Operator type | Operator Symbols | Operation Performed | Number of operands |
|---|---|---|---|
| **Bitwise** | ~ | 1's complement | 1 |
| | & | Bitwise AND | 2 |
| | \| | Bitwise OR | 2 |
| | ^ | Bitwise XOR | 2 |
| | ~^ or ^~ | Bitwise XNOR | 2 |
| **Logical** | ! | NOT | 1 |
| | && | AND | 2 |
| | \|\| | OR | 2 |
| **Reduction** | & | Reduction AND | 1 |
| | ~& | Reduction NAND | 1 |
| | \| | Reduction OR | 1 |
| | ~\| | Reduction NOR | 1 |
| | ^ | Reduction XOR | 1 |
| | ~^ or ^~ | Reduction XNOR | 1 |
| **Arithmetic** | + | Addition | 2 |
| | - | Subtraction | 2 |
| | - | 2's complement | 1 |
| | * | Multiplication | 2 |
| | / | Division | 2 |
| **Relational** | > | Greater than | 2 |
| | < | Lesser than | 2 |
| | >= | Greater than or equal to | 2 |
| | <= | Lesser than or equal to | 2 |
| **Equality** | == | Logical equality | 2 |

| | | | |
|---|---|---|---|
| | != | Logical inequality | 2 |
| **Shift** | >> | Right shift | 2 |
| | << | Left shift | 2 |
| **Concatenation** | {,} | Concatenation | Any number |
| **Replication** | {{}} | Replication | Any number |
| **Conditional** | ?: | Conditional | 3 |

**Running a sample Verilog code**

Let us look at a Verilog implementation in the following steps:

1. Create a directory with section followed by roll number (to be unique); e.g. A21
2. Open any text editor in Ubuntu (say, **gedit**) and type the source code.

```
module example2(x1, x2, x3, f);
    input x1, x2, x3;
    output f;
    and (g, x1, x2);
    not (k, x2);
    and (h, k, x3);
    or (f, g, h);
endmodule
```

3. Save the source code with file name same as module name but with '**.v**' extension in the required directory.
4. Type the following testbench code.

```
`timescale 1ns/1ns
`include "example2.v"    //Name of the Verilog file

Modul

e example2_tb();
reg x1, x2, x3;          //Input
wire f;                  //Output

example2 ex2(x1, x2, x3, f);  //Instantiation of the module
initial
begin

        $dumpfile("example2_tb.vcd");
        $dumpvars(0, example2_tb);

        x1=1'b0; x2=1'b0; x3=1'b0;
```

```
        #20;

        x1=1'b0; x2=1'b0; x3=1'b1;
        #20;

        x1=1'b0; x2=1'b1; x3=1'b0;
        #20;

        x1=1'b0; x2=1'b1; x3=1'b1;
        #20;

        x1=1'b1; x2=1'b0; x3=1'b0;
        #20;

        x1=1'b1; x2=1'b0; x3=1'b1;
        #20;

        x1=1'b1; x2=1'b1; x3=1'b0;
        #20;

        x1=1'b1; x2=1'b1; x3=1'b1;
        #20;

        $display("Test complete");
end

endmodule
```

5. Save the source code with file name same as module name but with '**.v**' extension in the same directory.
6. Go to the terminal. Type the following commands for compilation.
   - **iverilog -o example2_tb.vvp example2_tb.v**

   On successful execution, file example2_tb.vvp is created.
   - **vvp example2_tb.vvp**

   On successful execution, file example2_tb.vcd is created and the following messages are displayed in the terminal.

   **VCD info: dumpfile example2_tb.vcd opened for output.**
   **Test complete**

7. Open **gtkwave** by double clicking the example2_tb**.vcd** file available in your directory or type **gtkwave** in the terminal and open the example2_tb**.vcd** file in gtkwave. A window appears as shown below.




8. Expand example2_tb that appears in the left pane. The screen appears as shown below. It can be observed that the input and output variables appear in the bottom left pane.




9. Drag and drop the variables that appears in the *Signals* tab of the bottom left pane into **Signals** column that appears in the middle of the window. The output appears as shown below. Cross-verify the output with the truth table.




10. Generated outputs are with respect to the values for input variables in the test bench.

## V. Behavioral Specification of Logic Circuits

- Gate level primitives can be tedious when large circuits have to be designed.
- Abstract expressions and programming constructs are used to describe the behavior of a digital circuit.
- To define the circuit using logic expressions. The AND and OR operations are indicated by the '&' and '|' signs, respectively.
- The **assign** keyword provides a continuous assignment for the output signal.
- Whenever any signal on the right-hand side changes its state, the value of output will be re-evaluated.

```
module example2 (x1, x2, x3, f);
        input x1, x2, x3;
        output f;
        assign f = (x1 & x2) | (x2 & x3);
endmodule
```

### Lab Exercises

1. Write the Verilog code to implement the circuit in the following figure.




i.

ii. Using gate-level primitives

iii. Using continuous assignment statements.

2. Write the Verilog code to implement the circuit in the following figure.




i. Using gate-level primitives

ii. Using continuous assignment statements.

**Additional Exercises**

1. Write Verilog code to describe the following functions

f1 = ac'+ bc + b'c'

f2 = (a + b' + c)(a + b + c')(a' + b + c')

2. Check whether f1 and f2 in question 1 are functionally equivalent or not.

**Lab No 2:** **Date:**

## VERIFICATION AND APPLICATION OF BOOLEAN ALGEBRA

**Objectives:**

In this lab student will be able to

1. Learn the axioms theorems and properties of Boolean algebra.
2. Simplify the expressions using algebraic manipulation.
3. Learn the concepts of SOP and POS.
4. Write Verilog code for verifying Boolean algebra.

### I. Axioms of Boolean Algebra

- It is based on a set of rules that are derived from a small number of basic assumptions. These assumptions are called **axioms**.
- Let us assume that Boolean algebra B involves elements that take on one of two values, 0 and 1. Assume that the following axioms are true:

  1a. $0 \cdot 0 = 0$
  1b. $1 + 1 = 1$
  2a. $1 \cdot 1 = 1$
  2b. $0 + 0 = 0$
  3a. $0 \cdot 1 = 1 \cdot 0 = 0$
  3b. $1 + 0 = 0 + 1 = 1$
  4a. If $x = 0$, then $\bar{x} = 1$
  4b. If $x = 1$, then $\bar{x} = 0$

**Single-Variable Theorems**

- From the axioms we can define some rules for dealing with single variables. These rules are often called **theorems**.
- If x is a variable in B, then the following theorems hold:

  5a. $x \cdot 0 = 0$
  5b. $x + 1 = 1$
  6a. $x \cdot 1 = x$
  6b. $x + 0 = x$
  7a. $x \cdot x = x$
  7b. $x + x = x$
  8a. $x \cdot \bar{x} = 0$
  8b. $x + \bar{x} = 1$
  9. $\bar{\bar{x}} = x$

**Duality**

- Given a logic expression, its dual is obtained by replacing all + operators with · operators, and vice versa, and by replacing all 0s with 1s, and vice versa.

**Two- and Three-Variable Properties**

- Two- and three-variable algebraic identities are often referred to as **properties**.
- If x, y, and z are the variables in B, then the following properties hold:

| | |
|---|---|
| 10a. $x \cdot y = y \cdot x$ | Commutative |
| 10b. $x + y = y + x$ | |
| 11a. $x \cdot ( y \cdot z) = (x \cdot y) \cdot z$ | Associative |
| 11b. $x + ( y + z) = (x + y) + z$ | |
| 12a. $x \cdot ( y + z) = x \cdot y + x \cdot z$ | Distributive |
| 12b. $x + y \cdot z = (x + y) \cdot (x + z)$ | |
| 13a. $x + x \cdot y = x$ | Absorption |
| 13b. $x \cdot (x + y) = x$ | |
| 14a. $x \cdot y + x \cdot \bar{y} = x$ | Combining |
| 14b. $(x + y) \cdot (x + \bar{y}) = x$ | |
| 15a. $\overline{x.y} = \bar{x} + \bar{y}$ | DeMorgan's theorem |
| 15b. $\overline{x + y} = \bar{x} \, . \, \bar{y}$ | |
| 16a. $x + \bar{x} \cdot y = x + y$ | |
| 16b. $x \cdot (\bar{x} + y) = x \cdot y$ | |
| 17a. $x.y+y.z+\bar{x}.z=x.y+\bar{x}.z$ | Consensus theorem |
| 17b. $(x+y).(y+z).( \bar{x}+z)=(x+y).( \bar{x}+z)$ | |

## II. Sum-of-Products and Product-of-Sums Forms (SOP and POS)

**Minterm -** For a function of n variables, a product term in which each of the n variables appears once is called a minterm. For a given row of the truth table, the minterm is formed by including xi if xi = 1 and by including xi' if xi = 0.

**Sum-of-Products Form**

- A function f can be represented by an expression that is a sum of minterms, where each minterm is ANDed with the value of f for the corresponding valuation of input variables.
- If each product term is a minterm, then the expression is called a canonical sum-of-products for the function f.
- If f(x1, x2) =∑(m0,m1,m3) then it can be written simply as f(x1, x2) =∑ m (0, 1, 3) the ∑ denotes logical sum operations.

**Maxterm -** For a function of n variables, a sum term in which each of the n variables appears once is called a minterm. For a given row of the truth table, the maxterm is formed by including xi if xi = 0 and by including xi' if xi = 1.

**Product-of-Sums Form**

- If a given function f is specified by a truth table, then its complement f can be represented by a sum of minterms for which f = 1, which are the rows where f = 0.
- A logic expression consisting of sum (OR) terms that are the factors of a logical product (AND) is said to be of the product-of-sums form.

- If each sum term is a maxterm, then the expression is called a canonical product-of-sums for the given function.
- If f(x1, x2)= ∏(M2) then it can be written simply as f(x1,x2)= ∏(M(2))the ∏ denotes logical Product operations.

| Row number | $x_1$ | $x_2$ | $x_3$ | Minterm | Maxterm |
|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | $m_0 = \bar{x}_1\bar{x}_2\bar{x}_3$ | $M_0 = x_1 + x_2 + x_3$ |
| 1 | 0 | 0 | 1 | $m_1 = \bar{x}_1\bar{x}_2x_3$ | $M_1 = x_1 + x_2 + \bar{x}_3$ |
| 2 | 0 | 1 | 0 | $m_2 = \bar{x}_1x_2\bar{x}_3$ | $M_2 = x_1 + \bar{x}_2 + x_3$ |
| 3 | 0 | 1 | 1 | $m_3 = \bar{x}_1x_2x_3$ | $M_3 = x_1 + \bar{x}_2 + \bar{x}_3$ |
| 4 | 1 | 0 | 0 | $m_4 = x_1\bar{x}_2\bar{x}_3$ | $M_4 = \bar{x}_1 + x_2 + x_3$ |
| 5 | 1 | 0 | 1 | $m_5 = x_1\bar{x}_2x_3$ | $M_5 = \bar{x}_1 + x_2 + \bar{x}_3$ |
| 6 | 1 | 1 | 0 | $m_6 = x_1x_2\bar{x}_3$ | $M_6 = \bar{x}_1 + \bar{x}_2 + x_3$ |
| 7 | 1 | 1 | 1 | $m_7 = x_1x_2x_3$ | $M_7 = \bar{x}_1 + \bar{x}_2 + \bar{x}_3$ |

## III. NAND and NOR Logic Networks

- Any AND-OR network can be implemented as a NAND-NAND network having the same topology as shown in Fig. 2.1.
- Any OR-AND network can be implemented as a NOR-NOR network having the same topology as shown in Fig. 2.2.




Figure 2.1 Using NAND gates to implement a SOP




Figure 2.2 Using NOR gates to implement a POS

**Solved Example:**

Simulate the following circuit diagram using only NAND gates.




**Solution:**




**Verilog code:**

```
module example3(x1,x2,x3,f);
        input x1,x2,x3;
        output f;
        nand(g,x2,x2);
        nand(h,x3,x3);
        nand(k,h,x1);
        nand(f,k,g);
endmodule
```

**Lab exercises**

1. **Verification of Boolean Algebra**

   Prove the following

   (A')' = A;  X (Y + Z) = XY + XZ;  X + YZ = (X + Y) (X + Z);

   (if both LHS and RHS contain expressions write Verilog code for both sides and show that LHS=RHS)

2. **Application of Boolean Algebra**

   1. Given the logical expression Y= (A+BC)(B+CA). Convert it to SOP and simulate using only
      i) AND and OR gates. ii) NAND gates
   2. Simulate F(x,y,z) = ∑m(2,3,4,6,7) using
      i) NOR gates only ii) NAND gates only
   3. Simulate f (x1, x2, x3) =∏M (0, 1, 5, 7) using
      i) NOR gates only ii) NAND gates only

**Additional Exercises:**

1. Design and write Verilog code to implement the simplest product-of-sums circuit that implements the function *f (x*1, *x*2, *x*3*)* =∏*M (*0, 2, 5*)*.
2. Write Verilog code to implement the function *f (x*1, *x*2, *x*3*)* = ∑*m(*1, 2, 3, 4, 5, 6*)* using the gate level primitives. Ensure that the resulting circuit is as simple as possible.

**Lab No 3:** **Date:**

## SIMPLIFICATION USING K-MAP

**Objectives:**

In this lab, student will be able to

1. Understand the steps for optimization using K-map.
2. Design minimum cost circuit.
3. Write Verilog code for the simplified expression.

### I. Steps for Optimization using K-map:

**K-map**

- A systematic way of performing optimization.
- Finds a minimum-cost expression for a given logic function by reducing the number of product (or sum) terms needed in the expression, by applying the combining property.

- **Implicant-** A product term that indicates the input valuation(s) for which a given function is equal to 1.
- **Prime Implicant-** An implicant is called a prime implicant if it cannot be combined into another implicant that has fewer literals.
- **Essential prime implicant-**If a prime implicant includes a minterm for which $f = 1$ that is not included in any other prime implicant, then it must be included in the cover and is called as an essential prime implicant.
- The process of finding a minimum-cost circuit involves the following steps:

  1. Generate all prime implicants for the given function *f*.
  2. Find the set of essential prime implicants.
  3. If the set of essential prime implicants covers all valuations for which $f = 1$, then this set is the desired cover of *f*. Otherwise, determine the nonessential prime implicants that should be added to form a complete minimum-cost cover.

### II. Incompletely Specified Functions

- A function that has don't-care condition(s).
- Using the shorthand notation, the function f is specified as

  f (x1,…….., x4) =∑m(2, 4, 5, 6, 10) + D(12, 13, 14, 15)

  where D is the set of don't cares.

**Solved Exercise:**

Simplify the following function using K-map and write Verilog code to implement this.

f (x1,…….., x4) =∑m(2, 4, 5, 6, 10) + D(12, 13, 14, 15)




f = x2$\overline{x3}$+ x3$\overline{x4}$

**Verilog code:**

```
module example4(x2, x3, x4, f);
        input x2, x3, x4;
        output f;
        assign f = (x2 & ~x3) | (x3 & ~x4);
endmodule
```

**Lab Exercises**

1. Simplify the following functions using K-map and implement the circuit using logic gates.
   a) f(A,B,C,D) = ∑m (2,3,4,5,6,7,10,11,12,15)
   b) f(A,B,C,D) = ∑m(1,3,4,9,10,12) + D(0,2,5,11)
2. Simplify the following functions using K-map and implement the circuit using logic gates.
   a) f(A,B,C,D) = ∏M(0,1,4,6,8,9,12,14)
   b) f(A,B,C,D) = ∏M(6,9,10,11,12) + D(2,4,7,13)
3. Simulate a circuit that has four inputs, x1, x2, x3, and x4, which produces an output value of 1 whenever three or more of the input variables have the value 1; otherwise, the output has to be 0.

**Additional Exercises:**

1. Simplify the following function using K-map and implement the circuit using logic gates.
   f(A, B, C, D, E) = ∑m (0,1,8,9,16,17,22,23,24,25)
2. Using only basic gates, simulate a circuit that has four inputs and one output. The output is high if exactly two or exactly three of its variables are equal to 1.

**Lab No 4:** **Date:**

## MULTIPLE OUTPUT CIRCUITS AND MULTILEVEL SYNTHESIS

**Objectives:**

In this lab, student will be able to

1. Design multilevel NAND and NOR circuits.
2. Write Verilog code for multilevel circuits.
3. Use functional decomposition for the synthesis of multilevel circuits.

- **Multilevel NAND and NOR Circuits**
  - Multilevel AND-OR circuits can be realized by a circuit that contains only NAND gates or only NOR gates.
  - Each AND gate is converted to a NAND by inverting its output.
  - Each OR gate is converted to a NAND by inverting its inputs.
  - Each AND gate is converted to a NOR by inverting its inputs.
  - Each OR gate is converted to a NOR by inverting its output.
  - Inversions that are not a part of any gate can be implemented as two-input NAND/NOR gates, where the inputs are tied together.
- **Functional decomposition-** Complex logic circuit can be reduced by decomposing a two-level circuit into sub circuits, where one or more sub circuits implement functions that may be used in several places to construct the final circuit.

**Solved Exercise**

Apply functional decomposition for the following function to obtain a simplified circuit and simulate using Verilog.

$$f = \bar{x}_1 x_2 x_3 + x_1 \bar{x}_2 x_3 + x_1 x_2 x_4 + \bar{x}_1 \bar{x}_2 x_4$$

Factoring $x3$ from the first two terms and $x4$ from the last two terms, this expression becomes

$$f = (\bar{x}_1 x_2 + x_1 \bar{x}_2) x_3 + (x_1 x_2 + \bar{x}_1 \bar{x}_2) x_4$$

Now let $g(x_1, x_2) = \bar{x}_1 x_2 + x_1 \bar{x}_2$ and observe that

$$\begin{aligned} \bar{g} &= \overline{\bar{x}_1 x_2 + x_1 \bar{x}_2} \\ &= \overline{\bar{x}_1 x_2} \cdot \overline{x_1 \bar{x}_2} \\ &= (x_1 + \bar{x}_2)(\bar{x}_1 + x_2) \\ &= x_1 \bar{x}_1 + x_1 x_2 + \bar{x}_2 \bar{x}_1 + \bar{x}_2 x_2 \\ &= 0 + x_1 x_2 + \bar{x}_1 \bar{x}_2 + 0 \\ &= x_1 x_2 + \bar{x}_1 \bar{x}_2 \end{aligned}$$

Then $f$ can be written as

$$f = g x_3 + \bar{g} x_4$$




**Verilog code:**

```
module example5(x1, x2, x3, x4, f);
        input x1, x2, x3, x4;
        output f;
        assign g = (x1 & ~x2) | (~x1 & x2);
        assign f = (g & x3) | (~g & x4);
endmodule
```

**Lab Exercises**

1. Minimize the following expression using K-map and simulate using only NAND gates.
   f(A, B, C, D)= πM(2,6,8,9,10,11,14)
2. Minimize the following expressions using K-map and simulate using only NOR gates.
   f(A, B, C, D)= ∑m(0,1,2,5,8,9,10)
3. Use functional decomposition to find the best implementation of the function and simulate the circuit using Verilog.
   f (x1, . . . , x5) = ∑m(1, 2, 7, 9, 10, 18, 19, 25, 31) + D(0, 15, 20, 26).
4. Minimize the following expressions using K-map and simulate using NOR gates only.
   f(A, B, C, D) = ∑m(1,3,5,7,9) + D(6,12,13)

**Additional Exercises**

1. Minimize the following expression using K-map and simulate using only NAND gates.
   f(A, B, C, D) = ∏(1,3,5,8,9,11,15)+D(2,13)
2. Find the minimum cost SOP implementation for the following function *f* using K-map.
   f=A'C'D'+A'C+AB'C'+ACD'
3. Using functional decomposition find the minimum-cost circuit for the following function *f*. Assume that the input variables are available in uncomplemented form only. Simulate the circuit using Verilog.
   f (x1, . . . , x4) = ∑m(0, 4, 8, 13, 14, 15).

**Lab No: 5** **Date:**

## DECODERS AND ENCODERS

**Objectives:**

In this lab, student will be able to

1. Learn the concept of decoders, encoders and priority encoders.
2. Write Verilog code for decoders, decoder trees and encoders.

**Decoders**

- Decoder circuits are used to decode the encoded information.
- A binary decoder, depicted in Fig. 8.1, is a logic circuit with n inputs and $2^n$ outputs.
- Each output corresponds to one valuation of the inputs, and only one output is asserted at a time.
- The decoder also has an enable input En, that is used to disable the outputs; if En = 0, then none of the decoder outputs is asserted.
- If En = 1, the valuation of $w_{n-1} \cdots w_1 w_0$ determines which of the outputs is asserted.
- Larger decoders can be built using smaller decoders referred to as decoder tree.




Figure 8.1 Decoder

**Binary Encoders**

- A binary encoder encodes information from $2^n$ inputs into an n-bit code, as indicated in Fig. 8.2.
- Exactly one of the input signals should have a value of 1, and the outputs present the binary number that identifies which input is equal to 1.




Figure 8.2 Encoder

**Priority Encoder**

- In a priority encoder, each input has a priority level associated with it.
- When an input with a high priority is asserted, the other inputs with lower priority are ignored. Since it is possible that none of the inputs is equal to 1, an output, z, is provided to indicate this condition.
- The truth table for a 4-to-2 priority encoder is shown in Fig. 8.3.

| $w_3$ | $w_2$ | $w_1$ | $w_0$ | $y_1$ | $y_0$ | $z$ |
|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | d | d | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | x | 0 | 1 | 1 |
| 0 | 1 | x | x | 1 | 0 | 1 |
| 1 | x | x | x | 1 | 1 | 1 |

Figure 8.3 Truth table for a 4 to 2 priority encoder

**Casex Statement:**

- Verilog provides variants of the **case** statement that treat the *z* and *x* values in a different way.
- The **casez** statement treats all *z* values as don't cares.
- The **casex** statement treats all *z* and *x* values as don't cares.

**Solved exercise**

Write behavioral Verilog code for 2 to 4 binary decoder using **for** loop.

**Verilog code:**

```
module dec2to4 (W, Y, En);
    input [1:0] W;
    input En;
    output [0:3] Y;
    reg [0:3] Y;
    integer k;
    always @(W or En)
    for (k = 0; k <= 3; k = k+1)
    if ((W == k) && (En == 1))
    Y[k] = 1;
    else
    Y[k] = 0;
endmodule
```

**Lab Exercises**

1. Write behavioral Verilog code for a 2 to 4 decoder with active-high enable input and active high output using the **if-else** statement. Using the 2 to 4 decoders above, design a 3 to 8 decoder and write the Verilog code for the same.
2. Write behavioral Verilog code for a 3 to 8 decoder with active-high enable input and active high output using **for** loop. Using the 3 to 8 decoders above, design a 4 to 16 decoder and write the Verilog code for the same.
3. Write behavioral Verilog code for a 2 to 4 decoder with active-high enable input and active low output using **case** statement. Using the 2 to 4 decoders above, design a 4 to 16 decoder with active-high enable input and active low output and write the Verilog code for the same.

**Additional Exercises**

1. Write behavioral Verilog code for a 2 to 4 decoder with active-high enable input and active high output using **case** statement. Using the 2 to 4 decoders above, design a 4 to 16 decoder with active-low enable input and active high output and write the Verilog code for the same.
2. Write behavioral Verilog code for a 3 to 8 decoder with active-high enable input and active low output using the **if-else** statement. Using 3 to 8 decoders and a 2 to 4 decoder, design a 5 to 32 decoder with active-high enable input and active low output and write the Verilog code for the same.

**Lab No: 6** **Date:**

## DECODER APPLICATIONS

### Objectives:

In this lab,student will be able to

1. Implement logic functions using decoders and other necessary gates.
2. Write the Verilog code to implement logical functions using decoders.

### Applications of Decoders

The decoder generates a separate output for each minterm of the required function. These outputs are combined using the OR gate as shown in Fig. 9.1.

### Solved Exercise

Implement the function f(w1,w2,w3)=∑m(0,1,3,4,6,7) by using 3 to 8 binary decoder and an OR gate. Write the Verilog code to implement the same.

### Solution:




Figure 9.1

### Verilog code:

```
module logicfn(W, En,f);
   input [2:0] W;
   input En;
   output f;
   wire [0:7] Y;
   dec3to8 decoder(W,Y,En);
   assign f=Y[0] | Y[1] | Y[3] | Y[4] | Y[6] | Y[7];
endmodule
```

```
module dec3to8 (W, Y, En);
    input [2:0] W;
    input En;
    output [0:7] Y;
    reg [0:7] Y;
    always @(W or En)
    begin
        if (En == 0)
          Y = 8'b00000000;
        else
        case (W)
            0: Y = 8'b10000000;
            1: Y = 8'b01000000;
            2: Y = 8'b00100000;
            3: Y = 8'b00010000;
            4: Y = 8'b00001000;
            5: Y = 8'b00000100;
            6: Y = 8'b00000010;
            7: Y = 8'b00000001;
         endcase
     end
endmodule
```

**TestBench Code:**

```
`timescale 1ns/1ns
`include "logicfn.v"    //Name of the Verilog file

module logicfn_tb();
reg [2:0] W;
reg En;                 //Input
wire f;                     //Output

logicfn s1(W,En,f);       //Instantiation of the module
initial
begin

        $dumpfile("logicfn_tb.vcd");
        $dumpvars(0, logicfn_tb);

        W = 0; En=1;
        #20;

        W = 1; En=1;
        #20;

        W = 2; En=1;
        #20;

        $display("Test complete");
end

endmodule
```

**The output waveform appears as shown below.**




## Lab Exercises

1. Implement the function, F(a, b, c, d) = Σm (1,3,6,7,9,14,15) using a 4 to 16 binary decoder and an OR gate.
2. Design and simulate a combinational circuit with external gates and a 4 to 16 decoder built using a decoder tree of 2 to 4 decoders to implement the functions below.
   F= ab'c + a'cd + bcd' , G=acd' + a'b'c and H=a'b'c' + abc + a'cd
3. Design and implement a 3 input majority function using 2 to 4 decoder(s) and other necessary gates.
4. Design and implement an 8 to 1 multiplexer using 3 to 8 decoder and external gates.

## Additional Exercises

1. Design and implement a full adder using 2 to 4 decoder(s) and other gates.
2. Simulate a BCD-to-7 Segment decoder.

**Lab No : 7** **Date:**

## MULTIPLEXERS

**Objectives:**

In this lab, student will be able to

1. Understand the concept of multiplexers.
2. Learn more about the behavioral style of Verilog programming.
3. Design and implement simple multiplexers.
4. Design and implement large multiplexers using small multiplexers.

### I. Multiplexers

- The multiplexer has a number of data inputs, one or more select inputs, and one output.
- It passes the signal value on one of the data inputs to the output.
- A multiplexer that has $N$ data inputs, $w_0, \ldots, w_{N-1}$, requires $\log_2 N$ select inputs.
- Fig. 6.1a shows the graphical symbol for a 2-to-1 multiplexer.
- The functionality of a multiplexer can be described in the form of a truth table. Fig. 6.1b shows the functionality of a 2-to-1 multiplexer.




Figure 6.1a Graphical symbol

| s | f |
|---|---|
| 0 | $w_0$ |
| 1 | $w_1$ |

Figure 6.1b Truth table

**The Conditional Operator**

- In a logic circuit, it is often necessary to choose between several possible signals or values based on the state of some condition.
- Verilog provides a conditional operator (**?:**) which assigns one of the two values depending on a conditional expression.

  **Syntax of conditional operator**

  **conditional_expression ? true_expression : false_expression**

- If the conditional expression evaluates to 1 (true), then the value of true_expression is chosen; otherwise, the value of false_expression is chosen.

**The case Statement**

- The general form of a **case** statement is given below.

```
case (expression)
        alternative1: begin
                        statement;
                        end
        alternative2: begin
                        statement;
                        end
        [default: begin
                        statement;
                      end]
endcase
```

- The bits in expression, called as controlling expression, are checked for a match with each alternative.
- The first successful match causes the associated statements to be evaluated.
- Each digit in each alternative is compared for an exact match of the four values 0, 1, x, and z.
- A special case is the **default** clause, which takes effect if no other alternative matches.
- The **casex** statement reads all z and x values as don't cares.

**Functions and Tasks**

- The purpose of a **function** is to allow the code to be written in a modular fashion without defining separate modules.
- A **function** is defined within a module, and it is called either in a continuous assignment statement or in a procedural assignment statement inside that module.
- A **function** can have more than one input, but it does not have an output, because the **function** name itself serves as the output variable.
- Function general form

```
function [range | integer] function_name;
    [input declarations]
    [parameter, reg, integer declarations]
    begin
      statement;
    end
endfunction
```

**Verilog task**

- A task is declared by the keyword **task** and it comprises a block of statements that ends with the keyword **endtask**.
- The task must be included in the module that calls it.
- It may have input and output ports.
- The task ports are used only to pass values between the module and the task.

**Solved Exercise**

Write behavioral Verilog code for 2 to 1 multiplexer using **always** and **conditional** operators.

**Verilog code:**

```
module mux2to1 (w0, w1, s, f);
        input w0, w1, s;
        output f;
        reg f;
        always @(w0 or w1 or s)
        f = s ? w1 : w0;
endmodule
```

**Lab Exercises**

1. Write behavioral Verilog code for a 2 to 1 multiplexer using the **if-else** statement. Use this to write the hierarchical code for a 4 to 1 multiplexer.
2. Write behavioral Verilog code for a 4 to 1 multiplexer using **conditional** operator. Use this to write the hierarchical code for a 16 to 1 multiplexer.
3. Write behavioral Verilog code for an 8 to 1 multiplexer using **case** statement. Use this along with a 2 to 1 multiplexer to write the hierarchical code for a 16 to 1 multiplexer.
4. Write behavioral Verilog code for a 2 to 1 multiplexer using **function**. Use this to write the hierarchical code for a 4 to 1 multiplexer.

**Additional Exercises**

1. Write behavioral Verilog code for an 8 to 1 multiplexer using an **if-else** statement. Use this to write the hierarchical code for a 32 to 1 multiplexer.
2. Write behavioral Verilog code for a 4 to 1 multiplexer using **function**. Use this to write the hierarchical code for a 16 to 1 multiplexer.

**Lab No: 8** **Date:**

## MULTIPLEXER APPLICATIONS

**Objectives:**

In this lab, student will be able to

1. Learn how to synthesis logic functions using multiplexers.
2. Write Verilog code to synthesis logic functions using multiplexers.

**Synthesis of Logic Functions Using Multiplexers**

- Procedure to synthesis a logic function is as shown in Fig. 7.1
- One of the input signals, $w_1$ in this function, is chosen as the select input to the 2 to 1 multiplexer
- When $w_1 = 0$, f has the same value as input $w_2$, and when $w_1 = 1$, f has the value of $w_2$'.

**Solved Exercise**

Realize the function f= $w1 \oplus w2$ using a 2 to 1 multiplexer and other necessary gates. Write a Verilog code to implement the design.

| $w_1$ | $w_2$ | $f$ |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

| $w_1$ | $f$ |
|---|---|
| 0 | $w_2$ |
| 1 | $\bar{w}_2$ |

Figure 7.1a Truth table




Figure 7.1b Circuit

**Verilog code:**

```
module mux2to1 (w1, w2, f);
        input w1, w2;
        output f;
        reg f;
        always @(w1 or w2)
        f = w1?~w2:w2;
endmodule
```

**Lab Exercises**

1. Implement the following functions using the specified multiplexers and write the Verilog code for the same.
    a. F(a,b,c,d) = a'b + ac' + abd' + bc'd using 8 to 1 multiplexer.
    b. G(a,b,c,d) = Σm(0,2,3,5,7) using 4 to 1 multiplexer.
2. Implement a 3 input majority function using the given multiplexers and write the Verilog code for the same.
    a. 2 to 1 multiplexer and other necessary gates.
    b. Only 2 to 1 multiplexer.
3. Design and write the Verilog code for a BCD to Excess 3 code converter using 8 to 1 multiplexers and other necessary gates.
4. Design and write the Verilog code for a 4 bit binary to gray code converter using 4 to 1 multiplexers and other necessary gates.

**Additional Exercises**

1. Design and write the Verilog code for a BCD to 2421 code converter using 4 to 1 multiplexers and other necessary gates.
2. Design and simulate a full adder using 2 to 1 multiplexers and other necessary gates.

**Lab No : 9** **Date:**

## ARITHMETIC CIRCUITS

**Objectives:**

In this lab, student will be able to

1. Design arithmetic circuits using combinational logic.
2. Simulate arithmetic circuits using Verilog.

### I. Adder circuit:

- **Half adder-** a circuit that implements the addition of only two single bit inputs.
- **Full adder-** a circuit that implements the addition of two single bit inputs and one carry bit.
- **Ripple-carry adder**
  - For each bit position, we can use a full-adder circuit, connected as shown in Fig. 4.1.
  - Carries that are produced by the full-adders propagate to the left.




Figure 4.1 An n-bit ripple carry adder

- **Adder/Subtractor unit**
  - The only difference between performing addition and subtraction is that for subtraction it is necessary to use the 2's complement of one operand.
  - Add/Sub control signal chooses whether addition or subtraction is to be performed.
  - Outputs of the XOR gates represent *Y* if Add/Sub = 0, and they represent the 1's complement of *Y* if Add/Sub = 1.
  - Add/Sub is also connected to the carry-in $c_0$. This makes $c_0 = 1$ when subtraction is to be performed, thus adding the 1 that is needed to form the 2's complement of *Y*.
  - When the addition operation is performed, we will have $c_0 = 0$.
  - The circuit is shown in Fig. 4.2




Figure 4.2 Adder/subtractor unit

- **Binary multiplier**
  - Multiplication of binary numbers is performed in the same way as in decimal numbers. The multiplicand is multiplied by each bit of the multiplier starting from the least significant bit.
  - Each such multiplication forms a partial product. Successive partial products are shifted one position to the left. The final product is obtained from the sum of the partial products.
- **BCD Addition**

  In Binary Coded Decimal (BCD) representation each digit of a decimal number is represented by 4-bit binary. When 2 BCD numbers are added,
  - If X +Y ≤ 9, then the addition is the same as the addition of 2 four-bit unsigned binary numbers.
  - A correct decimal digit can be generated by adding 6 to the result of a four-bit addition whenever the result exceeds 9 or when the carry is generated.

## II. Designing sub circuits in Verilog

- A Verilog module can be included as a sub circuit in another module.
- Both modules must be defined in the same file.
- The general form of a module instantiation statement is given below.

```
module_name [#(parameter overrides)] instance_name (
.port_name ( [expression] ) {, .port_name ( [expression] )} );
```

- The ***instance_name*** can be any legal Verilog identifier and the port connections specify how the module is connected to the rest of the circuit.
- The same module can be instantiated multiple times in a given design provided that each instance name is unique.
- The #(parameter overrides) can be used to set the values of parameters defined inside the ***module_name*** module.

- Each ***port_name*** is the name of a port in the sub circuit, and each expression specifies a connection to that port.
- **Named port connections -**The syntax ***.port_name*** is provided so that the order of signals listed in the instantiation statement does not have to be the same as the order of the ports given in the **module** statement of the sub circuit.
- **Ordered port connections-**If the port connections are given in the same order as in the sub circuit, then ***.port_name*** is not needed.

**Using Vectored Signals**

- Multibit signals are called *vectors*.
- An example of an input vector is

  **input** [3:0] W;
- This statement defines *W* to be a four-bit vector. Its individual bits can be referred to using an index value in square brackets.
- The most-significant bit (MSB) is referred to as *W*[3] and the least-significant bit (LSB) is *W*[0].

**Solved Exercise**

Write the Verilog code to implement a 4-bit adder.

**Verilog code:**

```
module adder4 (carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);
        input carryin, x3, x2, x1, x0, y3, y2, y1, y0;
        output s3, s2, s1, s0, carryout;
        fulladd stage0 (carryin, x0, y0, s0, c1);
        fulladd stage1 (c1, x1, y1, s1, c2);
        fulladd stage2 (c2, x2, y2, s2, c3);
        fulladd stage3 (c3, x3, y3, s3, carryout);
endmodule

module fulladd (Cin, x, y, s, Cout);
        input Cin, x, y;
        output s, Cout;
        assign s = x ∧ y ∧ Cin;
        assign Cout = (x & y) | (x & Cin) | (y & Cin);
endmodule
```

**TestBench Code:**

```
`timescale 1ns/1ns
`include "adder4.v"              //Name of the Verilog file

module adder4_TB();
reg carryin, x3, x2, x1, x0, y3, y2, y1, y0;
wire s3, s2, s1, s0, carryout;

adder4 a1(carryin, x3, x2, x1, x0, y3, y2, y1, y0, s3, s2, s1, s0, carryout);
initial
begin

        $dumpfile("adder4_TB.vcd");
        $dumpvars(0, adder4_TB);

        carryin=1'b0;
        x0=1'b1; x1=1'b0; x2=1'b1; x3=1'b0; //x0 is LSB and x3 is MSB
        y0=1'b1; y1=1'b0; y2=1'b1; y3=1'b0; //y0 is LSB and y3 is MSB
        #20;

        carryin=1'b0;
        x0=1'b1; x1=1'b1; x2=1'b1; x3=1'b0;
        y0=1'b0; y1=1'b0; y2=1'b0; y3=1'b1;
        #20;

        $display("Test complete");
end
```

**The output waveform appears as shown below.**




- Separate Verilog module for the ripple carry adder instantiate the fulladd module as a sub circuit.

## Lab Exercises

Write behavioral Verilog code to implement the following and simulate

1. Half adder, full adder and decomposed full adder.
2. Four-bit adder/subtractor using a four-bit adder.
3. 2-bit multiplier using a 2-bit adder and basic gates.
4. Single-digit BCD adder using a four-bit adder(s).

## Additional Exercises

1. Design and simulate a circuit that determines how many bits in a six-bit unsigned number are high.
2. Design and write Verilog code for a 2 digit BCD adder.

**Lab No: 10** **Date:**

# FLIP FLOPS AND REGISTERS

## Flip Flops:

- A flip flop circuit can maintain a binary state until directed by an input signal to switch the state.
- Major differences among various types of flip flops are in the number of inputs they process and in the manner in which the inputs affect the binary state.

## Triggering of Flip-Flops:

- The state of a flip flop is switched by a momentary change in the input signal which is called triggering the flip flop.

## Positive Edge and Negative Edge:

- A positive clock source remains at 0 during the interval between pulses and goes to 1 during the occurrence of a pulse.
- The pulse transition from 0 to 1 is called a **positive edge** and return from 1 to 0 is called a **negative edge.**

## I. Verilog Constructs for Storage Elements

- The Verilog keywords **posedge** and **negedge** are used to implement edge-triggered circuits.
- The keyword **posedge** specifies that a change may occur only on the positive edge of Clock.
- The keyword **negedge** specifies that a change may occur only on the negative edge of Clock.

## Blocking and Non-Blocking Assignments

### Blocking

- A Verilog compiler evaluates the statements in an **always** block in the order in which they are written.
- If a variable is given a value by a blocking assignment statement, then this new value is used in evaluating all subsequent statements in the block.
- Denoted by the '=' symbol
- Example

```
Q1 = D;
Q2 = Q1;
```

- The above statement results in Q2=Q1=D

### Non-Blocking

- Verilog also provides a non-blocking assignment, denoted with '<='.
- All non-blocking assignment statements in an **always** block are evaluated using the values that the variables have when the **always** block is entered.
- Thus, a given variable has the same value for all statements in the block.
- The meaning of non-blocking is that the result of each assignment is not seen until the end of the **always** block.
- Example

  Q1 <= D;
  Q2 <= Q1;
- The variables Q1 and Q2 have some value at the start of evaluating the **always** block, and then they change to a new value concurrently at the end of the **always** block.

**Flip-Flops with Clear Capability**

- By using a particular sensitivity list and a specific style of an **if-else** statement, it is possible to include clear (or preset) signals on flip-flops.

**Solved Exercise:**

Write behavioral Verilog code for positive edge-triggered D FF with synchronous reset.

**Verilog Code:**

```
module flipflop (D, Clock, Resetn, Q);
    input D, Clock, Resetn;
    output Q;
    reg Q;
    always @(posedge Clock)
    if (!Resetn)
    Q <= 0;
    else
    Q <= D;
endmodule
```

**Test Bench Code**

```
` `timescale 1ns/1ns
`include "flipflop.v"    //Name of the Verilog file

module flipflop_tb1();
reg D, Clock, Resetn;     //Input
wire Q;                          //Output

flipflop f1(D, Clock, Resetn, Q);//Instantiation of the module
initial
begin

          $dumpfile("flipflop_tb1.vcd");
          $dumpvars(0, flipflop_tb1);

  Clock=0;
     forever #20 Clock = ~Clock;
end
initial begin

          D=1;  Resetn=1;
          #20;
          D=1; Resetn=1;
          #20;
          D=1;  Resetn=1;
          #20;
          D=0; Resetn=1;
          #20;
          $display("Test complete");
end
endmodule
```

**The output waveform appears as shown below.**




## Lab Exercises

1. Write behavioral Verilog code for a positive edge-triggered D FF with asynchronous active high reset.
2. Write behavioral Verilog code for a negative edge triggered T FF with asynchronous active low reset.
3. Write behavioral Verilog code for a positive edge-triggered JK FF with synchronous active high reset.
4. Write structural Verilog code for a 5-bit register.

## Additional Exercises

1. Write Verilog code for an N bit register.
2. Write Verilog code for an N bit shift register.

**Lab No : 11** **Date:**

## COUNTERS

**Objectives:**

In this lab, student will be able to

1. Learn the concept of synchronous/asynchronous up/down counters.
2. Learn the concept of ring and Johnson counters.
3. Write Verilog code for different types of counters.

**Counters:**

- A counter is essentially a register that goes through a predetermined sequence of states upon the application of input pulses.
- A binary counter with a reverse count is called a binary down counter.

**Ripple Counters**

- Also called as asynchronous counters.
- The CP inputs of all flip flops (except the first) are triggered not by the incoming pulses, but by the transition that occurs in other flip flops.
- Four-bit binary ripple counter is shown in Fig. 11.1

**Synchronous Counters**

- The input pulses are applied to the CP input of all the flip flops.
- The common pulse triggers all flip flops simultaneously.
- The change of state of a particular flip flop is dependent on the present state of other flip flops.
- For synchronous sequential circuits the design procedure is as follows:
    3. From the given information (word description/state diagram/timing diagram/other pertinent information) about the circuit, obtain the state table.
    4. Determine the number of flip flops needed.
    5. From the state table, derive the circuit excitation and output tables.
    6. Derive the circuit output functions and the flip flop input functions by simplification.
    7. Draw the logic diagram.

**Ring Counter**

- Circular shift register with only one flip flop being set at any particular time, all others are cleared.
- N bit ring counter will have N states and requires N flip flops.
- Fig. 11.2 shows a 4-bit ring counter using decoder and counter.



Figure 11.1 4-bit binary ripple counter



Figure 11.2 4-bit ring counter

**Johnson counter or Switch tail ring counter**

- Circular shift register with the complement output of the last flip flop connected to the input of the first flip flop.
- k-bit switch tail ring counter with 2k decoding gates provide outputs for 2k timing signals.

- k- bit Johnson counter requires k flip flops.
- Fig. 11.3 shows a 4-bit Johnson counter




Figure 11.3 4-bit Johnson counter

**Solved Exercise**

Write Verilog code in structural style for a 3-bit synchronous counter using T flip-flops.

```
// Module for positive edge triggered T FF
module tff (Q, T, clear, clk);

input T,clear, clk;
output reg Q;

always @ (posedge clk or negedge clear)
begin

if ( clear==0)
Q<=0;

else if ( T==1)
Q<=~Q;

else Q<=Q;
end
endmodule

module synchronous_counter (clear, clk, Q);
input clear, clk;

output [2:0] Q;
wire w1, w2, w3;

tff FF0 (Q[0], 1'b1, clear, clk);

tff FF1 (Q[1], w1 , clear, clk);
```

```
endmodule
```

**TestBench Code**

```
`timescale 1ns/1ns

`include "synchronous_counter.v"      //Name of the Verilog file

module synchronous_counter_test ;
reg clear, clk;

wire [2:0] Q;

// Instanstiation

synchronous_counter G0 (clear, clk, Q);
always #5 clk=~clk;

initial
begin
clear=0;
clk=1;

#150 $finish;
end

initial
begin

$dumpfile("synchronous_counter.vcd");

$dumpvars(0,synchronous_counter_test);

$monitor($time, " clear=%b, Q=%3b", clear, Q );
```

**The output waveform appears as shown below.**


## Lab Exercises

1. Design and simulate the following counters
    a) 4-bit ring counter.
    b) 5 bit Johnson counter.
    c) 4 bit asynchronous up counter
    d) 4 bit synchronous up counter

**Additional Exercises**

1. Design and simulate a sequential circuit which produces a high output for every 6th clock pulse.

2. Design and simulate a synchronous Mod 11 counter. Treat the unused states as don't-care conditions.

**References:**

1. Stephen Brown and Zvonko Vranesic, "*Fundamentals of Digital Logic with Verilog Design*" Tata McGraw Hill Publishing Co. Ltd., 3rd Edition, 2014.
2. M. Morris R. Mano, Charles R. Kime, Tom Martin, *Logic and Computer Design Fundamentals* (5e), Prentice Hall, 2015.