

Power  
hnaderi.dev


Sheet: /Power/  
File: power.kicad\_sch

**Title: HNaderi's PLL SSTC**

Size: A4  
KiCad E.D.A. 8.0.8

Date:

Rev: 2  
Id: 2/5



The layout of this circuit is of crucial importance!  
It must have very low inductance in order to reduce  
high voltage transients due to parasitic  
oscillations.  
Prefer wide overlapping planes for high current  
traces over thin wires.

hnaderi.dev

Sheet: /Inverter/  
File: inverter.kicad\_sch


**Title: HNaderi's PLL SSTC**

Size: A4  
KiCad E.D.A. 8.0.8

Date:

Rev: 2

Id: 3/5



hnaderi.dev

Sheet: /Interrupter/

File: interrupter.kicad\_sch

**Title: HNaderi's PLL SSTC**


Size: A4

Date:

Rev: 2

KiCad E.D.A. 8.0.8

Id: 4/5



hnaderi.dev

Sheet: /Rectifier/

File: rectifier.kicad\_sch

**Title: HNaderi's PLL SSTC**

Size: A4

Date:

KiCad E.D.A. 8.0.8

**Rev: 2**

Id: 5/5