



# A Simplified Approach to Generating Functional Coverage

Neil Bulman

**Broadcom®** 

May 22, 2014 SNUG UK



## Agenda

Who is Broadcom Cambridge?

The problem.

Our solution.

Conclusion.

## Who are Broadcom Cambridge?



- Broadcom Cambridge is an IP and chip-design centre.
- There are approximately 200 employees on site.
- We are part of Broadcom's Mobile Product Solutions business unit.
- We create market-leading video, imaging, and 3D solutions for use in mobile application processors.
- We are the home of the "Raspberry Pi Apps Processor".





## The Problem



Why bother with coverage?

- How do we know when we've completed verification?
- How do we know what we've accomplished?
  - What's missing?
  - What's the risk?
- When will we be done?

## The Problem



## Isn't code coverage good enough?

#### Simulation:

- What have we checked?
- What have we exercised?
- Was the signal toggled just before the end of test?
- Did anything useful happen afterwards?

### Functionality:

- What functionality has been implemented?
- What functionality is required?
- What is implemented is not always what is required.

## The Problem



Issues with functional coverage.

- Where do I start?
- What's the language syntax?
- How can I refine coverage points?
- What coverage has been implemented?
  - Designers claiming "I don't understand systemVerilog, how do I know what has been defined?"
  - How can I find all of the coverpoint/covergroup definitions?

HELP?





# Synopsys Users Group

#### Where did we start?

## Registers:

- Designs typically include hundreds of registers.
- They are used for controlling functionality.
- Registers are usually well documented.
  - Broadcom has an internal format for describing registers.
  - This is already used for generating a UVM register model.

# Synopsys Users Group

### Example register definition.

```
Type_OUTPUT_CTRL
regtype32
   desc
                  output control register.
      field
                  reserved
                                               31:16
      field
                  MAX BURST
                                               15:13 unsigned
                  Maximum burst length
                  default 3h
      field
                  reserved
                                               12:01
      field
                  CLEAR
                                               00:00 unsigned
                  This bit clears all states
         desc
                  in output block.
         default 0h
endtype
                  Type OUTPUT STATUS
regtype32
                  output status register.
   desc
      field
                  reserved
                                               31:14
      field
                  DONE
                                               13:13 unsigned
                  When 1 it indicates that there are no
                  more outstanding transactions.
         default 1h
      field
                  reserved
                                               12:08
      field
                  OUTSTANDING WRITES
                                               07:00 unsigned
         desc
                  This field shows the number of
                  outstanding write transactions.
         default 0h
endtype
regset
                  Regs
   private
                  ENGINEERING ONLY
   title
                  Registers for interface block
   Type OUTPUT CTRL
                           OUTPUT CTRL
                                             +000h RW
                             OUTPUT Control
      title
   Type_OUTPUT_STATUS
                           OUTPUT STATUS
                                             +004h RO
      title
                             OUTPUT Status
endregset
blockdef TOP_BLOCK
                      OUTPUT_REGS
   regset Regs
                                         +00100000h
endblockdef
```



## A possibility:

- Doesn't RALgen already support generating a register model with functional coverage?
  - Yes...



## A possibility:

- ...But
  - It has limitations:
    - What about things that aren't in the register model?
    - How do I control sampling?
       I only want to sample a single field in a register.
       I want to sample all the fields in all the registers within the register model.
    - Inability to cross fields across registers.
       Fields aren't always nicely grouped.



## The approach:

- Create a class with pointers to all of the fields in the register model.
  - We can now cross fields between any selection of registers.
  - We can group fields in different registers into the same covergroup allowing things to be sampled based on what makes sense from a logical point of view, rather than how they are structured.
- Doesn't this create more work?
  - We already need to generate a RAL file.
  - The same script can be used to generate a list of pointers.

# Synopsys Users Group

### Example wrapper:

```
class output regs extends uvm object;
  ral block OUTPUT output reg mdl;
 uvm reg field Regs_OUTPUT_CTRL_MAX_BURST; // #num_bits#3#0#
 uvm reg field Regs OUTPUT CTRL CLEAR; // #num bits#1#0#
  uvm reg field OUTPUT STATUS DONE; // #num bits#1#0#
  uvm reg field OUTPUT STATUS OUTSTANDING WRITES; // #num bits#8#0#
  function new(string name = "output regs");
    super.new(name);
    if(!uvm config db#(ral block_OUTPUT)::get(uvm_root::get(), "*",
                                        "output_reg_mdl", output_reg_mdl))
      `uvm fatal(get type name(), "reg model not found")
   //Regs;
    this.Regs OUTPUT CTRL MAX BURST = output reg mdl.Regs OUTPUT CTRL.MAX BURST;
    this.Regs OUTPUT CTRL CLEAR = output reg mdl.Regs OUTPUT CTRL.CLEAR;
    this.Regs OUTPUT STATUS DONE = output reg mdl.Regs OUTPUT STATUS.DONE;
    this.Regs OUTPUT STATUS OUTSTANDING WRITES =
                      output reg mdl.Regs OUTPUT STATUS.OUTSTANDING WRITES;
  endfunction : new
endclass : output_regs
```

# Synopsys Users Group

#### Now what?

- We now have convenient access to all fields.
- We still need to define the desired coverage.
- We still need to be able to review what has been created.
- There are many possibilities for defining coverage.
  - We want to avoid writing coverage directly.



## Defining:

- Why?
  - It makes reviewing easier.
    - There is a high probability that if things aren't reviewed, then there will be something missing.
    - All definitions can be in one location.
    - Designers do not have the opportunity to become unnerved by phrases such as "UVM" and "systemVerilog".
  - Data entry is simpler.
    - Using a template guides the engineer through what can be done.
    - Templates make it more efficient to focus on the "what", instead of the "how".

# Synopsys Users Group

## Example template:

Coverpoint descriptions										
Coverpoint Comments	Non-default covergroup	Label	iff	Field	Cross	Bins	ignore_bins	illegal_bins	wildcard_bins	at_least
Have we used different maximum burst lengths?		Max_burst		OUTPUT_CTRL_MAX_BURST		burst1={0}; burst2={1}; burst4={2}; burst8={3}; burst16={4};	too_large = {[5:\$]};			10
Have we cleared the output?				OUTPUT_CTRL_CLEAR		cleared={1};	ignore={0};			5
Have we seen done asserted with different burst restrictions?					Max_burst, Output_done	done={1};	ignore={0};			5
Has the block indicated it is done?		Output_done		OUTPUT_STATUS_DONE		done={1}; not_done={1};				5
				OUTPUT_STATUS_OUTSTANDING_WRITES		none={0}; small={[1:5]}; the_rest={[6:\$]}				1



## Why Microsoft® Excel?

- Parsers are commonly available.
- People rarely get scared when presented with an Excel spreadsheet.
- This application is installed on corporate supported Windows computers.



### Additional details:

- The script that is used for generating the coverage can check that fields being used actually exist.
- This can provide some automation.
  - Allows the option to include all fields.
  - Allows the ability to automatically apply more complicated schemes to binning.
    - You do not have to just rely on auto bins.
- This provides a consistent look.
- The coverage class is an extension of the wrapper class generated previously.



## What about items that are not in the register model?

- The previous approach can be extended.
  - The same Excel template can be used.
  - The same generation script can be used.
  - Some minor modifications are required.



### The minor changes:

- How do we integrate the generated coverage into the transaction class?
  - The coverage code is in a new class and is extended from the transaction class.
  - It is easier to track code changes.
    - Changes for coverage can be easily differentiated from other test bench changes.
  - The template requires a minor update to specify the transaction class.

# Synopsys Users Group

### From Excel, through Perl, to what?

```
import vip_axi_trans_pkg::vip_axi_trans;
class top_vip_axi_trans_cov extends vip_axi_trans;
  covergroup cg vals;
   option.per instance = 1;
   option.at least = 10;
   PRIVILEGED : coverpoint is privileged;
  endgroup
 function new(string name = "top_vip_axi_trans_cov");
    cg vals = new();
  endfunction
  `uvm_object_utils(top_vip_axi_trans_cov)
  function void sample values(vip axi trans axi trans);
   this.copy(axi trans);
    if (cg vals != null) cg vals.sample();
  endfunction
endclass
```

# Synopsys Users Group

#### How is it used?

```
`ifndef TOP COV
`define TOP COV
//analyis ports to get objects to collect coverage for
// AXI
`uvm analysis imp decl( axi)
class hevd top cov extends uvm component;
 top vip axi trans cov axi cov;
 hevd cov
                                   reg cov;
  `uvm object utils(top cov)
 uvm analysis imp axi #(vip axi trans, top cov) axi cov port;
 function new(string name = "top cov", uvm component parent = null);
    super.new(name, parent);
   axi cov = new("axi cov");
   axi cov port = new("axi cov port", this);
   reg cov = new("reg cov");
 endfunction: new
```



### How is it used?

```
function void write_axi(input vip_axi_trans axi_recd);
   axi_cov.sample_values(axi_recd);
   endfunction

function void sample_reg_cov();
   reg_cov.sample_values();
   endfunction

endclass : top_cov
   `endif
```





## Conclusion

# Synopsys Users Group

## How did it go?

### Positives:

- The number of excuses for not reviewing the defined coverage has been minimized.
- The definition is easier.
  - A spreadsheet provides a gentle reminder.
- There is less code churn in general test bench code due to coverage refinements.

### Negatives:

- It is still not as easy as you would hope.
- Some additional scripting is required.

## Conclusion



Possible future steps.

- Integrate the functional coverage definition with the testplan.
- Automatically generate a template with all of the possible fields.





