



# Improving Data Monitoring In UVM Tips & Recommendations

Yogish Sekhar

Dialog Semiconductors

May 22, 2014 Reading, United Kingdom



#### **Agenda**

#### Review Of Current UVM Test Bench Structure

- Environment Architecture
- Limitations Of Current Analysis Ports / Port Macro's

Improvements & Dynamic Connections


TLM & UVM



# **Review of Current UVM Testbench** Structure


## Synopsys Users Group

#### - Block Level



## Synopsys Users Group

#### - Cluster Level





#### Characteristics


- Inherently Structural
- Quasi Static Connections
- Each Level Of Hierarchy Need To Support Data Transport

```
function void agent::connect_phase(uvm_phase phase);
   super.connect_phase(phase);
   `uvm_info(name, "Inside agent::connect()", UVM_LOW);

if (driver != null && sequencer != null) begin
   // connect the driver with the sequencer
   driver.seq_item_port.connect (sequencer.seq_item_export);
   end
   monitor.analysis_port.connect (monitor_ap);
endfunction : connect_phase
```

# Synopsys Users Group

#### Connect Phase - Environments



```
function void block_env::connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    `uvm_info(name, "Inside block_env::connect()", UVM_LOW);
    agent_1.monitor_ap.connect (block_checker.agent_1_ap);
    agent_2.monitor_ap.connect (block_checker.agent_2_ap);
    agent_1.monitor_ap.connect (this.agent_1_ap);
    agent_2.monitor_ap.connect (this.agent_2_ap);
endfunction : connect_phase
```



#### Subscriber Implementation

- 4 Stage Process
  - Stage 1
    - Provide an Implementation
    - Use one of the many '\*\_imp\_decl(<suffix>)'
      macro
    - Customize the template class

```
uvm analysis imp decl(ahb trans)
uvm analysis imp ahb trans
  #(type T=<transaction type>,
    type IMP=<destination type>)
typedef
uvm analysis imp ahb trans
  #(ahb transaction c,
    snug2014 block checker)
AHB TRANS AP;
```



#### Subscriber

- 4 Stage Process
  - Stage 2
    - Instance the customized class
    - Provide it with reference handle of the subscriber







#### Subscriber

- 4 Stage Process
  - Stage 3
    - Ensure 'write\_<suffix>(T trans)' is implemented in the subscriber
  - Stage 4
    - Connect to a data source through a sequence of hierarchical port/export connections



#### Subscriber

#### Limitations

- Need for template class customisation
  - This process can be defined inside the macro itself
- Name of the method in subscriber
- Using of connect\_phase() through the hierarchy



# Improvements For Establishing Dynamic Connections

#### **Elements For Active Connection**



- To Create Active Connection
  - Data Source
    - Monitor
  - Transaction Type
    - Derived from uvm\_sequence\_item
  - Destination Type
    - Type of the subscriber
  - Destination Method
    - Function in the subscriber capable of processing transaction provided by the monitor

#### **UVM Monitor Base Class**



```
virtual class uvm_monitor extends uvm_component;
   function new (string name, uvm_component parent);
   super.new(name, parent);
   endfunction

const static string type_name = "uvm_monitor";

virtual function string get_type_name ();
   return type_name;
   endfunction
endclass
```

- It's Just a wrapper on 'uvm component'
- Specific Monitor Implementations
  - Customize the output transaction
  - Always associated with an interface

#### **UVM Monitor Base Class**



- Template the base monitor class
- Provides some common elements
  - Default analysis port
  - Broadcast method

```
virtual class dvm_monitor #(type T = uvm_sequence_item) extends uvm_monitor;
    T mon_trans;

// Declare a default analysis port in the monitor
    uvm_analysis_port#(T) default_ap;

// registration bit for callbacks
    static local bit m_register_cb;

    `uvm_component_param_utils(dvm_monitor #(T))
    extern function new (string name, uvm_component parent);
    extern function void notify(T trans);
endclass : dvm_monitor
```

#### **Improved Analysis Macro**



uvm analysis imp decl(ahb trans)

dvm\_analysis\_imp\_decl(ANALYSIS\_OBJ\_TYPE, MONITOR\_NAME, TRANS\_TYPE, RCV\_TYPE, RCV\_FUNC)

Parameter	Usage
ANALYSIS_OBJ_TYPE	Unique name to identify the customised analysis object class type
MONITOR_NAME	Name string to uniquely identify the monitor component Can contain wild characters to identify hierarchical components
TRANS_TYPE	Data transaction class type used by the monitor
RCV_TYPE	Class type of the receiver
RCV_FUNC	User defined method available in the in the subscriber that processes a transaction of type 'TRANS_TYPE'

#### Improved Analysis Macro



- 'auto connect()'
  - Hierarchical `connect phase()' redundant
  - Connections
    - Established by subscribers that need the information
    - Can be established any time after `build phase()'
    - No hierarchical components is involved in data transport
    - UVM component registry to find the necessary data sources

#### Improved Analysis Macro



#### Block Level UVM Environment


#### **Example Testbench**



#### Block Level UVM Environment

```
function void snug2014_checker_1::<connect | post_elab | run>_phase(uvm_phase phase);
    // Call auto_connect inorder to connect up the monitor and the checker
    ap_mon_1.auto_connect();
    ap_mon_2.auto_connect();
endfunction : connect_phase
```

#### Register With Monitor




**Data Transfer** 

#### **Example Testbench**



#### Block Level UVM Environment

```
function void snug2014_checker_1::<connect | post_elab | run>_phase(uvm_phase phase);
    // Call auto_connect inorder to connect up the monitor and the checker
    ap_mon_1.auto_connect();
    ap_mon_2.auto_connect();
endfunction : connect_phase
```



#### Example Testbench – Simulation - 1



```
UVM INFO @ Ons : [checker 1] : Inside snug2014 checker 1::connect phase()
UVM INFO @ Ons : [ANALYSIS PORT AGENT 1]: CK1 AP MON 1::auto connect()
UVM INFO @ Ons : [ANALYSIS PORT AGENT 1]:
             Finding Monitor: *.SNUG2014 BLOCK ENV 1.*.AGENT 1 MONITOR
UVM INFO @ Ons : [ANALYSIS PORT AGENT 1]:
             Connected : uvm test top.snug2014 block env 1.agent 1.agent 1 monitor
                          : uvm test top.snug2014 block env 1.snug2014 checker 1
             Transaction : snug2014 agent 1 transaction
             Function Call: func agent 1
UVM INFO @ Ons : [ANALYSIS PORT AGENT 2]: CK1 AP MON 2::auto connect()
UVM INFO @ Ons : [ANALYSIS PORT AGENT 2]:
             Finding Monitor: *.SNUG2014 BLOCK ENV 1.*.AGENT 2 MONITOR
UVM INFO @ Ons : [ANALYSIS PORT AGENT 2]:
             Connected : uvm test top.snug2014 block env 1.agent 2.agent 2 monitor
                          : uvm test top.snug2014 block env 1.snug2014 checker 1
             Transaction : snug2014 agent 2 transaction
             Function Call: func agent 2
UVM INFO @ Ons : [snug2014 env 1] :
             Inside snug2014 block env 1::connect phase() - Nothing Done Here
```

#### **Example Testbench – Simulation 2**



```
UVM INFO @ Ons : [checker soc] : Inside snug2014 soc checker::connect phase()
UVM INFO @ Ons : [SOC CHK CL ANALYSIS CONN OBJ 4] : CK SOC C1 AP MON 4::auto connect()
UVM INFO @ Ons : [SOC CHK CL ANALYSIS CONN OBJ 4] :
               Finding Monitor: *.SNUG2014 CLUSTER ENV.*.AGENT 4 MONITOR
UVM INFO @ Ons : [SOC CHK CL ANALYSIS CONN OBJ 4] :
               Connected: uvm test top.snug2014 soc env.snug2014 cluster env
                             .snug2014 block env 2.agent 4.agent 4 monitor
                           : uvm test top.snug2014 soc env.checker soc
               To
               Transaction: snug2014 agent 4 transaction
                           : cluster func agent 4
               Function
UVM INFO @ Ons : [SOC CHK BLK ANALYSIS CONN OBJ 4]: CK SOC AP MON 4::auto connect()
UVM INFO @ Ons : [SOC CHK BLK ANALYSIS CONN OBJ 4]:
               Finding Monitor: *.SNUG2014 BLOCK ENV 3.*.AGENT 4 MONITOR
UVM INFO @ Ons : [SOC CHK BLK ANALYSIS CONN OBJ 4]:
               Connected: uvm test top.snug2014 soc env.snug2014 block env 3
                             .agent 4.agent 4 monitor
                           : uvm test top.snuq2014 soc env.checker soc
               To
               Transaction: snug2014 agent 4 transaction
               Function
                         : block func agent 4
UVM INFO @ Ons : [snug2014 block env 2] :
               Inside snug2014 block env 2::connect phase() - Nothing Done Here
UVM INFO @ Ons : [snug2014 cluster env] :
               Inside snug2014 cluster env::connect phase() - Nothing Done Here
UVM INFO @ Ons : [snuq2014 soc env] :
               Inside snuq2014 soc env::connect phase() - Nothing Done Here
```

#### **Current Vs Proposed**



```
`uvm analysis imp decl(ahb trans)
uvm analysis imp ahb trans
  #(type T=<transaction type>,
    type IMP=<destination type>)
typedef uvm analysis imp ahb trans
 #(ahb transaction c,
   snug2014 block checker)
AHB TRANS AP;
class snug2014 block checker
          extends uvm scoreboard;
 AHB TRANS AP
                 ahb trans ap;
endclass
class snug2014 block checker
          extends uvm scoreboard;
  function void write ahb trans
      (ahb transaction c trans);
endclass
ahb trans ap = new("AP");
// Use of Hierarchical
connections
```

```
dvm analysis imp decl(
CK SOC C1 AP MON 2,
"*.snug2014 cluster env.*.agent 2 monitor",
snug2014 agent 2 transaction,
snug2014 soc checker,
cluster func agent 2)
class snug2014 soc checker
         extends uvm scoreboard;
 CK SOC C1 AP MON 2
                       ck soc c1 ap mon 2;
endclass
class snug2014 soc checker
          extends uvm scoreboard;
  function void cluster func agent 2
        (snug2014 agent 2 transaction trans);
endclass
ck soc c1 ap mon 2 = new("AP", this);
ck soc c1 ap mon 2.auto connect()
```





#### TLM & UVM



- TLM 2.0
  - Standardized Approach
    - Creating Models & Transaction Level Simulations
    - Enables Model Exchange
    - Provides Common Ground For Interfacing
- UVM Implementation Analysis Ports
  - Based On OSCI Standard & SystemC Implementation
  - SystemC Analysis Ports
    - Not derived from 'sc\_port'
    - Connections in SystemC analysis ports can be established even in the 'run\_phase'
  - UVM Restrictive In The Way Analysis Ports Can Be Bound Or Connected

#### **TLM & UVM**



#### *Impacts*

- Performance Impact When Executing SOC Level Hardware-Software Co-Simulations
- Increased Memory Footprint
- Inability To Selectively Enable Block Level Environments After SOC Initialisation
- Re-Initialisation Of SOC In Every Testcase If Enabling Of Block Level Checkers At Runtime By Use Of Plusargs

#### Solution

- Make Analysis Ports Independent Of 'uvm\_port\_base'
  - Create A New Base Class Specifically For Analysis Ports

Bring In UVM Implementation Closer To SystemC Implementation

#### Conclusion



- Advantages
  - Reduction In Code To Support Data Movement
  - Establishes 1-1 Connection between Monitors and Checkers
    - Eliminating connect\_phase() in hierarchical components
    - Subscribers Processing Transactions Responsible For Connections
    - Library Ensures Transaction Type Checking At Compile Time
  - Simplification In Connection Model
    - Allows Callbacks To Be Used Just As Analysis Ports
    - Allows Feedback To Active Sequences Needing Information From Monitors. Eg. Interrupt Monitoring
  - Use Of Wild Character Based Search String
  - Simplifies Debug As All Information Regarding Establishing Data Connection Available At A Single Location

#### Conclusion



- Limitations
  - Monitors Only Broadcast
    - Effectively Limited To A Push Model For Data Transmission
  - Monitor Search Path Strings Should Be Uniqifiable
    - Identify A Single Data Source





