



Transaction Level Assertions in UVM

Steve Holloway
Dialog Semiconductor

June 23rd, 2015 SNUG Reading





Agenda

Transaction Level Modelling (TLM)

SystemVerilog Assertions

Transaction Level Assertions


UVM Split Monitor

Example TL Assertions

Transaction Level Modelling




- Abstract data types for bus transactions
- "Plug and play" connectivity between components
- Separate communication from implementation
- Easy debug and visualization



Transaction Level Modelling






UVM and **TLM**



- Central concept for testbench communication
- Transaction based stimulus and checking
- Procedural code in scoreboard does TLM checks




SNUG 2015 5

SystemVerilog Assertions



- Well suited to temporal checks and complex sequences
- Concise compared to equivalent procedural code
- Declarative syntax avoids re-coding DUT


```
if_req_eventually_gnt: assert property (
  @(posedge clk)
  disable iff(rst)
  (req |-> ##[1:2] gnt)
);
```



UVM and **SVA**




- Clear partition between temporal (SVA) and TL checking
- Data checking in UVM scoreboard
- Control checking in testbench with SVA
- How can we straddle this partition?



UVM Split Monitor





Split Monitor Interface



```
interface apb if (input pclock, input preset);
 logic [ADDR WIDTH-1:0] paddr;
 logic
                        prwd;
 logic [DATA WIDTH-1:0] pwdata;
 // Interface transaction struct
 apb if tr tr;
 // Handle to the UVM adapter
 apb adapter adapter;
                                typedef struct {
                                  logic [31:0] addr;
                                  logic [31:0] data;
endinterface : apb if
                                  logic dir;
                                  time start;
```

```
UVM
Adapter
write()
adapter
SV
Interface
```

```
Time stamps
```

time finish;

} apb if tr;

Detecting transactions



- Local variables to store transaction attributes
- Function call to write() at end of transaction

```
sequence apb_trans_s;
logic [ADDR_WIDTH-1:0] addr;
logic [DATA_WIDTH-1:0] data;
logic dir;
time start;
(<trans start condition>, addr = paddr, dir = prwd, start = $time)
##1
...
(<trans end condition>, write(addr, data, dir, start));
endsequence: apb_trans_s
```

Sequence cover directive

```
apb_trans_c : cover sequence(apb_trans_s);
```

Interface write() function



```
function void write(logic [PADDR WIDTH-1:0]
                                              addr,
                    logic [PWDATA WIDTH-1:0] data,
                    logic dir,
                    time
                          start);
                                                     UVM
    // Assign struct members
    tr.addr = addr;
                                                    Adapter
    tr.data = data;
                                                     write()
    tr.dir = dir;
    tr.start = start;
    tr.finish = $time;
                                                    adapter
    // Call UVM adapter write() method
                                                    Interface
    adapter.write(tr);
                                                     write()
endfunction: write
```

UVM Adapter





```
function void apb adapter::write(apb if tr tr);
 // Create UVM transaction
 apb transfer apb tr = new;
 // Fill uvm transaction with info from struct
 apb tr.addr = tr.addr;
 apb tr.data = tr.data;
 apb tr.direction = tr.dir ? APB WRITE : APB READ;
 // Set start and end times for transaction recording
 void'(begin tr(apb tr, .begin time(tr.start)));
 void'(end tr(apb tr, .end time(tr.finish)));
 // Send transaction to analysis port
 ap.write(apb tr);
endfunction: write
```

Connecting the Adapter





```
function void apb_adapter::build_phase(uvm_phase phase);
    super.build_phase(phase);

// get the config setting for the virtual interface
    if (!uvm_config_db#(virtual apb_if)::get(this, "", "vif", vif))
        `uvm_fatal("NOVIF", {get_full_name(), ".vif"})

// assign the back-pointer to the adapter
    vif.adapter = this;
endfunction : build_phase
```

UVM configuration database






SNUG 2015 = 13

Split Monitor Transactions





Examples: Checking GPIO



Register access sequence

```
sequence apb_acc_s(addr, dir);
  @(apbi0.tr.start)
  (apbi0.tr.addr === addr)&&(apbi0.tr.dir === dir);
endsequence: apb_acc_s
```


GPIO property

```
property chk_gpio_reg;
  logic [PWDATA_WIDTH-1:0] data;
  @ (apbi0.tr.start)
  (apb_acc_s(`GPIO_ADDR, `APB_WR), data = apbi0.tr.data)##1
  |->
  @ (posedge clk)
  (dut.gpio === data);
endproperty: chk_gpio_reg
```

Examples: Register Write-Read



```
property chk_wr_rd(addr);
  logic [PWDATA_WIDTH-1:0] data;
  @ (apbi0.tr.start)
  (apb_acc_s(addr, `APB_WR), data = apbi0.tr.data) ##[1:$]
  apb_acc_s(addr, `APB_RD)
  |->
  (apbi0.tr.data === data);
endproperty: chk_wr_rd
```




```
chk_wr_rd_reg0_a : assert property(chk_wr_rd(`REG_0_ADDR));
```

Examples: Scoreboarding



```
property chk_scbd;
  logic [PADDR_WIDTH-1:0] addr;
  logic dir;
  @(apbi0.tr.start)
  (1, addr = apbi0.tr.addr, data = apbi0.tr.data, dir = apbi0.tr.dir)
  ##1
  |->
  @(apbi1.tr.start)
  (apbi1.tr.addr === addr) &&
  (apbi1.tr.data === data) &&
  (apbi1.tr.data === data) &&
  (apbi1.tr.dir === dir);
endproperty: chk_scbd
```



Conclusion



- You can raise the abstraction level for SVA to TLM
- Split monitor concept can straddle TLM and SVA
- Backwardly compatible with standard UVM
- More flexibility to choose in which domain to place checks
- Some TL checks can be done succinctly with SVA
- Data based checking also possible with SVA
- A complementary approach, not a UVM replacement





Thank You

