

UVM Stimulus – Driving the DUT From Within!

Elihai Maicas Intel Corp.



About Me




- Over 13 years in the industry
- Verification Methodology Leader
- Wrote and presented several technical papers
- Hobbies: SystemVerilog, UVM, Snowboarding

Where I Come From



 Intel® RealSense™ camera fits remarkable technology into a small package. There are three cameras that act like one - a 1080p HD camera, an infrared camera, and an infrared laser projector - they "see" like the human eye to sense depth and track human motion






Motivation



 Work in continuance integration mode – block-level capabilities in top-level environment






How Its All Started...



New feature in a large legacy


subsystem




The Challenges



 Reach all corner cases of the new feature







Brute-Force Solutions



 Unit level testbench optimal, but sometimes cannot be justified







Brute-Force Solutions



- Regressions not best for all corner cases
 no full controllability on IP behavior
- Force-release statements
 - Cumbersome
 - Hard to reuse
 - Bad performance










How is it done





Step I

Bind a parameterized SV interface



```
// a fifo_if interface is instanced in every instance of fifo module
bind fifo fifo_if fifo_if__bind(.*);

// a fifo_if interface is instanced in the listed instances of fifo
bind fifo: fifo1, fifo2 fifo_if fifo_if__bind(.*);
```

(Intel) REAL SENSE

Step II – option 1

- Register the interface to the uvm_config_db
- Using the wrapper module

```
module if_wrap(/* */);
string loc_hier = $psprintf("%m");
net_alter_if m_if(/* */);
initial uvm config db#(virtual net alter if#(...))::set(null,"*",loc hier, m if);
```



Step II – option 2

- Register the interface to the uvm_config_db
- Using the ::self syntax
 (similar to this of OOP; Synopsys only)


```
parameter int
parameter string
parameter
```

```
net_alter_if (/* */);
string loc_hier = $psprintf("%m");
.
.
.
uvm_config_db#(virtual net_alter_if#(...))::set(null,"*",loc_hier,interface::self());
```



Step III

 Get the interface in a designated agent





```
uvm config db#(virtual net alter if#(...))::get(this,"",if bind name, m vif);
```

(intel) REAL SENSE

Final result

 The ports of the new module are monitored and driven internally by the bound interface





Multiple drivers to the same net?




Multiple drivers to the same net ...

Standard assignment

```
wire my_wire1;
logic drv_a = 0;
logic drv_b;

initial begin
  drv_b = 1'bz; #100;
  drv_b = 1'b1; #100;
  drv_b = 1'bz;
end
assign my_wire1 = drv_a;
assign my_wire1 = drv_b;
```






Multiple drivers to the same net ...

Standard assignment

```
wire my_wire1;
logic drv_a = 0;
logic drv_b;

initial begin
   drv_b = 1'bz; #100;
   drv_b = 1'b1; #100;
   drv_b = 1'bz;
end
assign my_wire1 = drv_a;
assign my_wire1 = drv_b;
```

Strength aware assignment










Multiple drivers to the same net ...

Strength aware assignment






What can be achieved






Manipulate the arbiter...


 Reach the desired rare corner case in the arbiter



Original simulation scenario




Altered simulation scenario




(intel) REAL SENSET TECHNOLOGY

Manipulate an AXI burst


 Reach desired rare type of AXI burst








 Let's take it up a notch: why not use this method for all the interface agents?





 Let's take it up a notch: why not use this method for all the interface agents?






Summary

 Verification at the unit level is optimal but not always possible

 Using internal DUT stimulus we can achieve a unit-level verification while running in a subsystem level environment

 In addition, this method is a good solution for cluster to top verification reuse





Thank You





Backup





Unit to top reuse – conventional way

tb_top code

```
6 alg_pipe_common_if fa_out_if();
7
8 assign fa_out_if.resetn = factl_rst_al_n;
9 assign fa_out_if.clk = alclk_fa;
10
11 'ifdef FC_SIM
12 assign fa_out_if.data = 'PATH_MC_CORE.mc_alg_i.fa_db_fa_amp_vcmd;
13 assign fa_out_if.data_en = 'PATH_MC_CORE.mc_alg_i.fa_db_prt3_val;
14
15 'else // unit level
16 force 'PATH_MC_CORE.mc_alg_i.fa_db_fa_amp_vcmd = fa_out_if.data;
17 force 'PATH_MC_CORE.mc_alg_i.fa_db_prt3_val = fa_out_if.data_en;
18
19 'endif
```



Unit to top reuse – bind interface working example

tb_top code

```
6 bind `PATH MC CORE.mc alg i alg pipe common if fa out dut bind if (
    .config db id ("fa out dut"
                 (factl rst al n
    .resetn
                 (alclk fa
    .clk
                 (fa db fa amp vcmd
10
    . dat a
                 (fa db prt3 val
    .data en
12);
13
14 bind memsctl alg gm i alg pipe common if fa out gm bind if (
     .config db id ("fa out gm"
    .resetn
16
                 (~reset fa
    .clk
                 (clk fa
17
18
    . dat a
                 ( FA CL Out
                 (clk enable fa
    .data en
20);
21
                         fa filter test out
26 bind `PATH MC CORE.mc alg i alg pipe common if fa filter test out dut bind if (
     .config db id ("fa filter test out dut"
                 (factl rst al n
    .resetn
                 (alclk fa
    .clk
                 (filter sa test out
    . dat a
                 (filter_sa_test_out_val
     .data en
32 );
33
```



Unit to top reuse – bind interface working example

Interface code

```
2 // interface alg pipe common if
5 interface alg_pipe_common_if (
    input [256*8-1:0] config db id,
                                                      // Interface ID for uvm config db registration
    input
                       resetn.
                                                      // Main reset port
    input
                       clk.
                                                       // Main clk port
    inout [31:0]
                                                       // Main data port. Used to monitor and/or drive data to the dut
                       data,
    inout
                       data en
                                                       // Data enable port
.1 );
.2
.3
                               = 32'hz;  // Local data variable, to be toggled by the driver
= 1'hz;  // Local data enable variable
    logic [31:0] data drv
                   data en drv
    logic
.6
    assign (supply1, supply0) data = data drv; // Drive data port by local variable
    assign (supply1, supply0) data en = data en drv; // Drive data enable port by local variable
.8
.9
20
21
    // Self registration to interface uvm config db
23
    initial begin
25
      @(config db id);
      uvm_config_db#(virtual alg pipe_common_if)::set(uvm_root::get(),"*", string'(config_db_id), interface::self());
26
    end
```



Unit to top reuse – bind interface working example

Interface code

```
// Clocking block and modport for the driver
    clocking bfm cb @ (posedge clk);
      default input #lps output #lps;
45
      output data dry;
47
      output data en dry;
48
      input data:
    endclocking: bfm cb
49
50
    modport bfm mp (clocking bfm cb, input resetn);
51
52
53
54
    // Clocking block and modport for the monitor
56
    clocking mon cb @ (posedge clk);
      default input #lps output #lps;
59
      input data:
      input data en;
60
      input ts cntr;
61
    endclocking: mon cb
62
63
64
    modport mon mp (clocking mon cb, input resetn);
65
66
67
    // sva checker instance
68
    alg_pipe_common_sva_checker sva_checker (.*);
  endinterface : alg pipe common if
```



Unit to top reuse – bind interface working example

Agent code

```
28 // build phase()
30 function void alg pipe common agent::build phase(uvm phase phase);
31
32
     virtual interface alg_pipe_common_if vif_loc;
33
34
    // get cfg object
    if(!uvm config db #(alg_pipe_common_cfg)::get(this, "", "alg_pipe_cfg", m_cfg)) begin
       `uvm error(get type name(), "alg pipe cfg agent config not found")
37
     end
38
39
    // get vif
    if(!uvm_config_db #(virtual alg_pipe_common_if)::get(this, "", m_cfg.m_vif_cfg_db_name, vif_loc)) begin
40
       `uvm error(get type name(), $psprintf("%Os vif not found", m_cfg.m_vif_cfg_db_name))
41
42
     end
43
44
    // create the monitor
45
    if (m cfg.m has monitor) begin
                           = alg pipe common monitor::type id::create("m monitor", this);
46
47.
      m monitor.m vif mp = vif loc;
48
49
    // create sequencer/driver
    if (m cfg.m is active == UVM ACTIVE) begin
51
                        = alg_pipe_common_sequencer::type_id::create("m_sequencer", this);
52
      m sequencer
                        = alg pipe common driver::type id::create("m driver", this);
53
       m driver
       m driver m vif mp = vif loc;
55
```



Unit to top reuse – bind interface working example

Driver code (relevant for unit level)

```
2 // class alg_pipe_common_driver
  class alg pipe common driver extends uvm driver #(alg pipe common sequence item);
     `uvm component utils(alg pipe common driver)
    alg pipe common cfg
                                                m cfg; // Agent's config object
     virtual interface alg pipe common if.bfm mp m vif mp; // Interface modport
10
51 // run phase()
53 task alg pipe common_driver::run_phase(uvm_phase phase);
54
    bfm init();
55
56
57
     forever begin
58
       seq item port.try next item(req);
59
60
       if (req == null) begin
         drive erratic data(m cfg.m non valid data drv type);
61
         @(m vif mp.bfm cb);
62
       end else begin
         cnt hold data = m cfg.m num of hold data after valid;
64
         process item(req);
         seq item port.item done();
67
       end
68
69
     end
70
71 endtask : run phase
```



Unit to top reuse – bind interface working example

Driver code (relevant for unit level)

```
87 // process item()
 89 task alg pipe common driver::process item(alg pipe common sequence item req);
      foreach (req.m_data[ii]) begin
 91
 92
 93
       // delay before data valid
 95
        repeat (req.m delay bw valid[ii]) begin
          drive erratic data(m cfg.m non valid data drv type);
          @(m vif mp.bfm cb);
 99
        end
100
101
       // drive valid data
102
103
104
        m vif mp.bfm cb.data drv <= req.m data[ii];</pre>
        m vif mp.bfm cb.data en drv <= 1'b1;
105
        @(m vif mp.bfm cb);
106
107
108
109
      end
110
111 endtask : process item
```



Unit to top reuse – bind interface working example

Monitor code (relevant for unit AND top level)

```
52 // run phase()
54 task alg_pipe_common_monitor::run_phase(uvm_phase phase);
56
     forever begin
       m item collected = alg pipe common sequence item::type id::create("m item collected");
57
       m item collected build item(m cfg.m num of data to collect);
58
59
60
       // collect item
       foreach (m item collected.m data[ii]) begin
61
62
63
         do beain
64
           @(m vif mp.mon cb);
         end while (m vif mp.mon cb.data en !== 1'b1);
65
66
         m item collected.m data[ii] = m vif mp.mon cb.data;
67
         m item collected m data ts[ii] = m vif mp mon cb.ts cntr;
69
70
       end
71
72
       // report item
73
       m item collected analysis port.write(m item collected);
74
75
76
     end
77
78 endtask : run phase
```