



# UVM Error Injection Using a Two-Phase Slave Sequence

Mona Beimers Xilinx Inc.

April 21, 2017 Canada







**UVM Error Injection** 

Design Challenge: Interlaken Protocol

Interlaken UVM Verification Environment

Common Error Injection Methods

Error Injection Mechanism Using a Two-Phase Slave Sequence





#### **UVM Error Injection**

Design Challenge: Interlaken Protocol

Interlaken UVM Verification Environment

Common Error Injection Methods

Error Injection Mechanism Using a Two-Phase Slave Sequence

## **UVM Error Injection**





- Error injection consists of injecting stimulus with errors and verifying that the device under test (DUT) is able to handle it, report it and continue operating as documented in the functional specification
- There is no "recipe" for implementing it
- Possible sources of inspiration are:
  - UVM documentation
  - Online resources like Solvnet, SNUG, blogs or forums
  - Previous company projects
- Examples are few, simplistic and target mostly errors associated with the fields of a packet, like corrupted start-of-packet, end-of-packet or CRC





**UVM Error Injection** 

Design Challenge: Interlaken Protocol

Interlaken Verification Environment

Common Error Injection Methods


Error Injection Mechanism Using a Two-Phase Slave Sequence

## Design Challenge: Interlaken Protocol





- The Interlaken protocol is a high-speed protocol used to transfer packets over serial links
- The packets are broken up into bursts of sizes determined by BurstMax, BurstMin and BurstShort parameters and transmitted in burst interleaved or non-interleaved mode
- The bursts are data words delineated by control words
- The basic unit of data is an 8-byte word which is used for 64B/67B encoding




## Interlaken Protocol (continued)





- The data and control words are striped sequentially over all the lanes of the interface
- On each lane they are encapsulated in metaframes which include following framing words: sync, scrambler-state, skip and diagnostic
- Metaframes are injected into the traffic at a programmable regular interval







**UVM Error Injection** 

Design Challenge: Interlaken Protocol

Interlaken UVM Verification Environment

Common Error Injection Methods

Error Injection Mechanism Using a Two-Phase Slave Sequence

## Interlaken UVM Verification Environment XILI






- Consists of a packet agent and several lane agents
- The packet driver
  - Breaks up packets into bursts, and each burst into data words
  - Adds idle or burst control words to separate the bursts
  - At regular interval injects metaframes by adding framing words into the data stream
  - Implemented as a layering driver which stripes the stream of words (data, burst, idle, framing words) over the lower-level lane drivers which will ultimately drive the words into the DUT

# Interlaken UVM Verification Environment XILINX








#### Interlaken UVM Classes





#### Interlaken Word



#### Interlaken UVM Classes





#### Interlaken Packet

```
class ilkn pkt c extends uvm sequence item;
  `uvm object utils(ilkn pkt c)
 rand int pkt length;
 rand int unsigned chan;
 rand byte data bytes[];
 rand int unsigned burstmax;
 rand int unsigned burstshort;
 rand int unsigned burstmin;
 ilkn word c ilkn word data[$]; // data words making up packet
 constraint pkt_length_cons { pkt_length inside { MIN_LEN, MAX_LEN }; }
```

#### Interlaken UVM Classes





#### Interlaken Packet Sequence

```
class ilkn_pkt_seq_c extends uvm_sequence #(ilkn_pkt_c);
  `uvm_object_utils(ilkn_pkt_seq_c)
  `uvm_declare_p_sequencer(ilkn_pkt_seqr_c)
 virtual task body();
    if( !ilkn pkt.randomize() with {
                                      == p sequencer.ilkn cfg.burstmax;
                           burstmax
                           burstmin
                                      == p sequencer.ilkn cfg.burstmin;
                           burstshort == p sequencer.ilkn cfg.burstshort;
                           })
```





**UVM Error Injection** 

Design Challenge: Interlaken Protocol

Interlaken UVM Verification Environment

Common Error Injection Methods

Error Injection Mechanism Using a Two-Phase Slave Sequence

## **Error Injection Methods**





- Error injection on packet fields
  - Extend the packet
  - Extend the packet sequence
- Error injection on configurations
  - Extend the configuration
- Error injection associated with flags inside the packet class
  - Error flags added as extra fields in the packet class
- Error injection on control, data and framing words
  - Use callbacks
  - Use proposed UVM error agent with a two-phase slave sequence

#### **Error Injection on Packet Fields**





**Extending the Packet Class** 

```
class ilkn pkt extended length c extends ilkn pkt c;
  `uvm object utils(ilkn pkt extended length c)
   // overwrite base class constraint (legal values: MIN LEN..MAX LEN)
   constraint pkt length cons {pkt length inside {[0:MAX LEN+100]};}
   // new()
endclass // ilkn pkt extended length c
class test ilkn err illegal size pkts c extends test base c;
  `uvm component utils(test ilkn err illegal size pkts c)
  // new()
  function void build phase(uvm phase phase);
    super.build phase(phase);
   ilkn pkt c::type id::set type override(ilkn pkt extended length c::get type());
  endfunction // build phase
endclass // test ilkn err illegal size pkts c
```

#### **Error Injection on Packet Fields**






#### **Extending the Packet Sequence Class**

```
class ilkn pkt burstmax violation seq c extends ilkn pkt seq c;
  `uvm object utils(ilkn pkt burstmax violation seq c)
  `uvm declare p sequencer(ilkn pkt seqr c)
         int burstmax add val; // 90% correct, 10% incorrect
  rand
  constraint burstmax add val cons { burstmax add val dist { 0 := 90, [1:10] :/ 10 }; }
  virtual task body();
    if(!randomize()) `uvm_error(get_name(), $sformatf("can't randomize seq"));
    if(!ilkn pkt.randomize() with {
                 == p sequencer.ilkn cfg.burstmax + burstmax add val;
      burstmax
      burstmin == p sequencer.ilkn cfg.burstmin;
      burstshort == p sequencer.ilkn cfg.burstshort;
endclass // ilkn pkt burstmax violation seg c
```

## **Error Injection Using Flags Inside** the Packet Class











**UVM Error Injection** 

Design Challenge: Interlaken Protocol

Interlaken UVM Verification Environment


Common Error Injection Methods

Error Injection Mechanism Using a Two-Phase Slave Sequence

#### Interlaken UVM Verification Environment








# Error Injection Mechanism Using a Two-Phase Slave Sequence








## **Error Flags and Groups of Errors**





- error\_type controls the individual errors to be injected
  - ILKN\_INVERSION\_BIT\_ERR,
  - ILKN\_WRONG\_FRAMING\_BITS\_ERR or ILKN\_ILLEGAL\_FRAMING\_BITS\_ERR
  - ILKN\_MISSING\_SOP\_ERR or ILKN\_BOGUS\_SOP\_ERR etc.
- ilkn\_error\_group controls the valid error\_types per Interlaken word
  - CW\_ERROR, DW\_ERROR, LANE\_ERROR



#### Interlaken UVM Error Class





```
typedef enum { ILKN NO ERR, ILKN INVERSION BIT ERR,
              ILKN WRONG FRAMING BITS ERR, ILKN ILLEGAL FRAMING BITS ERR,
               ...} ilkn err type e;
typedef enum { CW ERROR, DW ERROR, LANE ERROR } ilkn_err_group_e;
class ilkn error data c extends uvm sequence item c;
  `uvm object utils(ilkn error data c)
 rand ilkn err group e ilkn err group; // CW ERROR, DW ERROR, LANE ERR
      ilkn word type e word type; // set from inside the sequence
 rand ilkn err type e error type; // errors to be injected
  . . .
                                // errors injected on control words
 constraint cw errors cons;
                                 // passing through the ilkn pkt drv
 constraint dw errors cons;
                                 // errors injected on data words
                                 // passing through the ilkn pkt drv
 constraint lane errors cons;
                                // errors injected on all words passing
                                 // through the ilkn lane drv
```

#### Interlaken UVM Error Class





#### continued

```
constraint ilkn error data c::cw errors cons
 if(ilkn err group == CW ERROR) // control word errors
    if(word type == BURST WORD)
        error type inside { ILKN NO ERR,
                            ILKN TYPE ERR,
                            ILKN BOGUS SOP ERR,
                            ILKN_MISSING_SOP_ERR ... };
    else if(word type == IDLE WORD)
        error type inside { ILKN NO ERR,
                            ILKN TYPE ERR,
                            ILKN BOGUS EOP ERR,
                            ILKN MISSING EOP ERR ... };
```

Handshake



<pre>ilkn_pkt_drv::run_phase()</pre>	ilkn_err_drv::corrupt_cw/_dw()	ilkn_err_seq::body()	ilkn_err_data
For each word it processes			
word (DW? CW?) task corr	<pre>upt_cw(word_type, ref word)</pre>		
	<pre>if(ok_to_inject_errors())</pre>	forever	
	// A - randomize error		
	// phase 1		
	Set word_type, error_gr	oup in req	req
	// phase 2	randomize rsp based on	
		req	22.2.2
	Get randomized error_	type in rsp	rsp
	// B - apply error corruption		
	case (rsp.error_type)		
	// corrupt word		
	endcase		
	else		
	// leave word uncorrupted		
Continue thread	endtask (return word)		
Send word to lower level			
Process next word			





Error Driver	Error Sequence
class <pre>ilkn_error_drv_c extends uvm_driver</pre>	class <pre>ilkn_error_seq_c extends uvm_sequence</pre>
<pre>// function new(string name="");</pre>	<pre>// function new(string name="");</pre>
task corrupt control word(	<pre>virtual task body();</pre>
// or corrupt data word(	ilkn error data c req;
[ some arguments omitted] ilkn word type e word type,	ilkn_error_data_c rsp;
ref ilkn_word_c ilkn_word,	[] // create req, rsp
); ···	
<pre>ilkn_error_data_c req;</pre>	
<pre>ilkn_error_data_c rsp;</pre>	





Error Driver	Error Sequence	
<pre>if(ok_to_inject_errors())   begin</pre>	forever begin  group in req	
PHASE 1  2) seq_item_port.get_next_item(req);	<pre>1) start_item(req); finish_item(req);</pre>	
<pre>3) req.ilkn_err_group = CW_ERROR; // or req.ilkn_err_group = DW_ERROR;     req.word_type = word_type; 4) seq_item_port.item_done();</pre>		





Error Driver	Error Sequence	
Get randomized	error_type in rsp	
PHASE 2  6) seq_item_port.get_next_item(rsp);	<pre>5) start_item(rsp);     rsp.copy(req);  // randomization of errors in rsp // based on req fields  if( !rsp.randomize() with     {ilkn_err_group ==req.ilkn_err_group;})     `uvm_error();  finish_item(rsp);</pre>	





Error Driver	Error Sequence
7) // executes the corruption code     case(rsp.error_type)     // error flag: corruption code     // error flag: corruption code     endcase // case (rsp.error_type)  8) seq_item_port.item_done();     end // if (ok_to_inject_errors()) endtask // corrupt_control_word	end // forever begin endtask // body endclass // ilkn_error_seq_c





**UVM Error Injection** 

Design Challenge: Interlaken Protocol

Interlaken UVM Verification Environment

Common Error Injection Methods

Error Injection Mechanism Using a Two-Phase Slave Sequence

**Advantages** 



<pre>ilkn_pkt_drv::run_phase()</pre>	ilkn_err_drv::corrupt_cw/_dw()	ilkn_err_seq::body()	ilkn_err_data
For each word it processes			
word (DW? CW?) task corr	upt_cw(word_type, ref word)		
	<pre>if(ok_to_inject_errors())</pre>	forever	
	// A - randomize error		
	// phase 1		
	Set word_type, error_group in req		req
	// phase 2	randomize rsp based on	
		req	non
	Get randomized error_	type in rsp	rsp
	// B - apply error corruption		
	case (rsp.error_type)		
	// corrupt word		
	endcase		
	else		
	// leave word uncorrupted		
Continue thread	endtask (return word)		
Send word to lower level			
Process next word			

## **Advantages and Conclusions**





- Advantages of proposed method
  - No pollution of the packet class with error injection flags
  - No pollution of the main stimulus driver with error injection code
  - Error code isolated in the error driver
  - Error type generated is guaranteed to be applicable to the current word
    - Due to the two-phase slave sequence
  - Error tests easy to create by extending the error data class
  - More complicated error tests can be created by extending the error sequence
  - Error sequence and error data are generic and used in all error agents

#### Conclusion

Scalable solution that can be applied at any layer of a protocol

SNUG 2017 32





## **Thank You**

