

Use the Sequence, Luke

Guidelines to Reach the Full Potential of UVM Sequences

Jeff Vance, Jeff Montesano, Mark Litterick Verilab

October 23, 2018 Austin





Agenda

Introduction


Sequence API Strategy

Sequence Guidelines

Conclusion



Introduction



Introduction




- UVM Sequences are widely (mis)used
 - Testbench complexity impacts project schedules
 - Stimulus cannot be adequately controlled
 - Code cannot be reused
- Our proposed solution
 - Sequence API methodology, Sequence guidelines
 - Addresses complexity, control, and reuse
 - Developed from extensive project experience





Sequence Layers





Example Sequences





```
class transfer_test_seq extends subsys_base_test_seq;
all_subsys_reset_seq all_reset;
...
task body();
   `uvm_do(all_reset)
```

Top environment sequence:

```
class all_subsys_reset_seq extends subsys_base_seq;
  subsys1_reset_seq reset_subsys1;
  subsys2_reset_seq reset_subsys2
   ...
  task body();
   `uvm_do(reset_subsys1)
   `uvm_do(reset_subsys2)
   ...
```








Example Sequences

Top environment sequence (repeated)

```
class all_subsys_reset_seq extends subsys_base_seq;
subsys1_reset_seq reset_subsys1;
subsys2_reset_seq reset_subsys2
task body();
   `uvm_do(reset_subsys1)
   `uvm_do(reset_subsys2)
```




Synopsys Users Group

verilab

UVC sequence

```
class subsys1_reset_seq extends subsys_base_seq;
  vbus1_reset_seq vbus1_rst;
  vbus2_reset_seq vbus2_rst;
  ...
  task body();
   `uvm_do(vbus1_rst)
  `uvm_do(vbus2_rst)
```



Example Sequences


UVC sequence (repeated)


```
class subsys1 reset_seq extends subsys_base_seq;
  vbus1_reset_seq vbus1_rst;
  vbus2_reset_seq vbus2_rst;
...
  task body();
    `uvm_do(vbus1_rst)
    `uvm_do(vbus2_rst)
```

Agent sequence

```
class vbus1_reset_seq extends vbus_base_seq;
  `uvm_declare_p_sequencer vbus_sequencer;
  ...
  task body();
   `uvm_do(req, p_sequencer)
  ...
```







Goals for Sequences



- Tests are simple and readable
- UVC details hidden from tests

Control

- Tests use an API to target stimulus scenarios
- UVC options derived from test options

Reuse

- Tests are independent of project/testbench implementation details
- Sequences are reusable on testbenches with different implementations





Sequence Guidelines



Synopsys Users Group

Produce legal stimulus by default

Users can provide 0 or more inline constraints.

Synopsys Users Group

Produce legal stimulus by default

Users can provide 0 or more inline constraints.


Produce legal stimulus by default



```
class top seq extends base seq;
                                                      Users must manage legal rules
                                                      in higher sequences.
  task body();
    `uvm do with (ahb burst seq inst,
            {addr
                    == \hFF0;
                        1024;})
             length ==
                                                                  Avoid
                        start sequence
                                                                   This!
class ahb burst seq extends base seq;
  constraint legal c{
    dir inside {WRITE, READ};
                                                      May produce illegal burst length
    addr < cfg.get max addr();</pre>
```

Produce legal stimulus by default

Protect users from illegal stimulus.



Synopsys Users Group

Constrain control knobs with class constraints Pass results with inline constraints

verilab::

Constrain control knobs with class constraints Pass results with inline constraints

```
class ahb write burst seq extends ahb base seq;
  rand hburst t hburst;
  constraint c hburst {
                                                                   Use Class Constraint
    hburst inside {HBURST SINGLE, HBURST INCR};
  task body();
    `uvm do with (ahb seq,
                  ahb seq.hwrite == HWRITE WRITE;
                  ahb seq.hburst inside {HBURST SINGLE, HBURST INCR};
                  ahb seq.hburst == local::hburst;
                                                                 Pass Result to Sequence
                        start sequence
class ahb burst seq extends ahb base seq;
                                                               Two-Step Randomization:
   rand hwrite t hwrite;
   rand hburst t hburst;
                                                               1. Randomize Class Variables
                                                               2. Run body() to randomize
                                                                  lower sequences.
```

Copyright 2018, Verilab and Synopsys

Minimize the number of control knobs



Users can't control these.



Constrain each control knob in a dedicated constraint block

```
class ahb burst seq extends ahb base seq;
  constraint all burst c {
                                                                       All constraints defined in a
    saddr inside ([MIN ADDR C:MAX ADDR C]);
                                                                       single constraint block.
    length <= MAX LENGTH C;</pre>
    hburst inside {HBURST SINGLE, HBURST INCR, ...};
                                                                                Avoid
                                                                                This!
                          extends
class my burst seq extends ahb burst seq;
                                                                      Must redefine and duplicate
  constraint all burst c {
                                                                      constraints just to change
    saddr inside ([MIN ADDR C:MAX ADDR C]);
    length <= MAX LENGTH C;</pre>
                                                                       hburst.
    hburst inside {HBURST SINGLE, ...};
```



Constrain each control knob in a dedicated constraint block

```
class ahb_burst_seq extends ahb_base_seq;
  constraint saddr_c {saddr inside ([MIN_ADDR_C:MAX_ADDR_C]);}
  constraint length_c {length <= MAX_LENGTH_C;}
  constraint hburst_c {hburst inside {HBURST_SINGLE, HBURST_INCR,...};
}</pre>
```

extends

class my_burst_seq extends ahb_burst_seq;
 constraint hburst_c {hburst inside {HBURST_SINGLE, ...};}
...

Dedicated constraints for each field.

Redefine only 1 constraint

Use soft constraints carefully and sparingly

```
Verilab:: Snug
Synopsys Users Group
Austin
```

Use soft constraints carefully and sparingly



Conflict between slave_num and hburst.

Implication operator can influence either side!

```
hburst == INCR implies
slave_num != 0.
```

We can't control which soft constraint is dropped!

Verilab:: (Snug) Synopsys Users Group

Use soft constraints carefully and sparingly

- Helpful Soft Constraints
 - Default "Mode of Operation" Flags
 - Extended "Fixed Sequences"

```
class ahb_master_write_seq extends ahb_base_seq;
  rand bit allow_illegal_paths;
  constraint c_slave_num {
    soft allow_illegal_paths == 0;
  }
```

```
class ahb_burst_seq extends ahb_base_seq;
  constraint saddr_c{ saddr inside ([MIN_ADDR_C:MAX_ADDR_C]);}
  constraint length_c {length <= MAX_LENGTH_C;}
  constraint hburst_c {hburst inside {HBURST_SINGLE, HBURST_INCR,...};</pre>
```

Default to legal stimulus.

1

extends

```
class fixed_burst_seq extends ahb_burst_seq;
constraint scenario_c {
   soft saddr == 'h1000;
   soft length == 32;
   soft hburst == HBURST_SINGLE}
```

Extended sequence adds soft constraints on top of base legal constraints.

Use enumerated types for control knobs

start sequence

```
class ahb_master_seq extends ahb_base_seq;
  rand hsize_t hsize;
...
  task body();
   `uvm_do_with(req,{hsize == local::hsize;})
```

- Don't make users memorize encodings
- Changes in encoding are transparent to sequence
- Can randomize and constrain enum types



```
typedef enum bit [2:0] {
  HSIZE_8 = 3'b000,
  HSIZE_16 = 3'b001,
  HSIZE_32 = 3'b010,
  HSIZE_64 = 3'b011,
  HSIZE_128 = 3'b100,
  HSIZE_128 = 3'b100,
  HSIZE_512 = 3'b101,
  HSIZE_512 = 3'b111
} hsize_t;
```

Make tests independent of testbench architecture

```
Verilab:: Synopsys Users Group
Austin
```

```
class ahb_fabric_master_write_seq extends base_seq;
  task body();
   ahb_fabric_master_write_seq master_write_seq;
   `uvm_do(master_write_seq)
  endtask: body
```

start mid-level sequence

Test sequences are generic and reusable for derivative projects.

Test-level sequence

architecture.

decoupled from testbench

Only mid-level sequences reference sequencers.



Use descriptor objects to encapsulate complex constraint sets

```
class shape descriptor extends uvm object;
class config shape seg extends base seg;
                                                     rand shape kind t
                                                                             shape;
 rand int num shapes;
                                                     rand shape polarity t polarity;
 rand shape descriptor shapes[];
                                                     rand int
                                                                             ramp step up;
                                                                             ramp samples up;
                                                     rand int
 constraint size c {
                                                     ... // etc
    num shapes inside {[1:8]};
    shapes.size() == num shapes;
                                                     constraint legal c {...}
                                      Arrays of Descriptors
 task body();
    foreach (shapes[i]) begin
      regmodel.CFG0.RMPSTEP3.set(shapes[i].ramp step up);
      `uvm do with(start pll seq, {
        polarity == shapes[cfg.get active shape()].polarity; ... })
```

Use loops to manage large sets of control knobs.

Apply *different* constraints based on runtime configuration!

Use configuration objects and accessor methods to adapt to project-specific configurations

```
class ahb_cfg extends uvm_object;
  rand int slv_fifo_depth;
...
  constraint {
    slv_fifo_depth inside {[1:`MAX_FIFO_DEPTH]};
  };

function int get_fifo_depth();
    return(this.slv_fifo_depth);
  endfunction
```

```
Synopsys Users Group
Austin
```

Keep project-specific configuration constraints outside of sequences.

Sequence is generic:

- Reusable between projects.
- Changes in spec are transparent.



Use utility methods to support self-tuning sequences

```
function automatic int calc_data_offset_from_address(ADDR_t addr);
    return(addr / DATA_WORD_SIZE) % DATA_WORDS_PER_ADDR);
endfunction
```

```
package ahb_pkg;
  `include "ahb_common.sv"
    ... //etc
endpackage
```

Package-scope methods perform common calculations for sequences.

- Derive values using formulas
- Calculate delays for transactions
- Calculate timeouts for waiting and checking

Conclusion

Maximize Efficiency and Productivity

- Testbench is easier to use
- Problems are easier to debug
- Testbench can easily adapt to design changes







Thank You



References



- https://en.wikipedia.org/wiki/Encapsulation (computer programming)
- https://en.wikipedia.org/wiki/Mutator_method
- Martin, Robert C. "Clean Code: A Handbook of Software Craftsmanship", Prentice Hall, 2008.
- Accelera, "Standard UVM Class Reference, v1.2" http://www.accellera.org/downloads/standards/uvm
- <u>"599_FACE"</u> by <u>TransformersMan</u> is licensed under <u>CC BY 2.0</u>

Question/Answer



Q: You said produce legal stimulus by default. What if I want to generate illegal scenarios?

A: There are many techniques to enable error injection. Our point is this is not "normal" or "default" behavior, therefore legality should be enforced. Some error injection techniques are to add control knobs to enable illegal behavior, extend sequences with error cases and use factory overrides, or use configuration object flags to enable errors.

Q: Why do I need a sequence library for tests? Why can't I develop a method API, like what's done in software?

A: A virtual sequence is similar to a method, but as the title of the paper "Use the Sequence, Luke" implies, virtual sequences are more powerful because of the constrained-random features they provide.

Q: Having tests call sequences from the "top environment sequences" might lead to really verbose tests if there are multiple environments (e.g. reset subsystem 1 sequence, reset subsystem 2 sequence, etc.). What about having another layer of sequences between the test sequence and the "top environment sequences"?

A: You can have another layer, but even better, is to have top environment sequences that compose other top environment sequences.