

Sharing Generic Class Libraries in SystemVerilog Makes Coding Fun Again

Keisuke Shimizu
ClueLogic, LLC

Look familiar?

```
`define min(x,y) ((x)<(y)?(x):(y))
```

```
function bit random_bool( int unsigned true_percentage );  
    return $urandom_range( 99 ) < true_percentage;  
endfunction
```

```
task watch_event( event e, time timeout );  
    fork // thread firewall  
        begin  
            fork  
                @e ;  
                #timeout $error( "timeout" );  
            join_any  
            disable fork;  
        end  
    join  
endtask
```


... but no open
library is available

Why are these functions rarely shared?

- Most people lack the time to develop them
 - Creating robust functions requires thorough verification
 - Defining consistent and configurable functions is not trivial
 - Writing API documents is a burden
- Some functions are relatively easy to develop
- Sharing them might be difficult, both technically and legally

What does a shared library offer you?

- Sharing a library allows you to:
 - save time
 - write more readable code
 - focus on project-specific logic
 - avoid common mistakes
- A shared library can evolve and be fixed by peers



How did we create this library?

- Investigated nine verification projects from various domains:
 - Array processor
 - Image processor
 - SoC interconnects
 - Mobile peripherals
- Surveyed other programming languages
 - C++, Java, Python, Perl, Ruby, JavaScript

What functions does the library provide?

- Text Processing
- Containers
- Strategy
- Verification-specific
- Domain-specific

... about 360
methodology-
independent
low-level
functions

TEXT PROCESSING

What can you do with the text-processing library?

`s = "ENUM_NAME_WITH_COMMON_SUFFIX"`

`delete(s, "_WITH_COMMON_SUFFIX")`

`"ENUM_NAME"`

`s = "DVCon"`

`center(s, .width(11), .fill_char("-"))`

`"---DVCon---"`

`"0010", "1011", "01011101"`

`partition(s, "1011")`

`ends_with(s, .suffixes({'"1011"', "1101"}))`

`1`

`s = "0010101101011101"`

`index(s, "1011")`

`4`


`count(s, "1011")`

`2`

`contains(s, "1011")`

`1`

What functions are in the text-processing class?



How we implemented the text-processing class


- All text functions are static

```
s = text::capitalize( "capitalize me" );
```

- Two implementations
 - SystemVerilog only
 - SystemVerilog with C++



```
$display( text::colorize(
  "underlined boldface",
  .underline(1), .bold(1)) );
```

```
keisuke@d...thub/cluelib
#
# message in green
#
#
#
#
# white on red
#
#
#
#
# underlined boldface
#
#
#
```



CONTAINERS

Container: A data structure that collects other objects

- Pair (, )

```
pair#(int, string) p;  
p = new( 123, "message" );  
return p; // as a single unit
```

- Tuple (, , , , , , , )
- Aggregates
- Collections

All containers are
parameterized
classes.

Aggregate classes

- Provides utility functions for:
 - Packed Array
 - Unpacked Array
 - Dynamic Array
 - Queue
 - Data Stream
 - Bit Stream

Array converters

unpacked_array#(T,S)

dynamic_array#(T)




```
int da[];  
int q[$];  
da = dynamic_array#(int)::  
    from_queue(q);
```



packed_array#(T,W)




queue#(T)



What can you do with the array functions?

Most aggregate classes support these functions.



My favorite functions: **to_string**

```
bit[7:0] ds[]; // data stream
ds = new[16](
    '{ 'h00, 'h11, 'h22, 'h33, 'h44, 'h55, 'h66, 'h77,
      'h88, 'h99, 'hAA, 'hBB, 'hCC, 'hDD, 'hEE, 'hFF }');
$display( data_stream#(bit,8)::to_string(
    ds, .group(2), .num_head(4), .num_tail(6)));
```

... can
 display a
 part of the
 data stream

keisuke@devo: ~/Dropbox/dev/github/cluelib

```
#
#
#
#
# 0011 2233 ... aabb ccdd eeff
#
#
#
#
```

ds[]

00

11

22

33

44

55

66

77

88

99

AA

BB

CC

DD

EE

FF



And to_string_with_en

```
bit[7:0] ds[]; // same data stream as before
bit de[];      // data enables
de = new[16]( '{ 0, 1, 1, 0, 1, 0, 0, 1,
                1, 1, 1, 1, 1, 0, 0, 1 }');
$display( data_stream#(bit,8)::to_string_with_en(
    ds, de, .group(4), .group_separator("\n")));
```







... displays
enabled
data only

```
:: - keisuke@devor...v/github/cluelib - □ ×
#
#
#
# --1122--
# 44----77
# 8899aabb
# cc----ff
#
#
```


ds[] de[]

00	0
11	1
22	1
33	0
44	1
55	0
66	0
77	1
88	1
99	1
AA	1
BB	1
CC	1
DD	0
EE	0
FF	1

Collections



What can you do with the collections?



Strategy — { Comparator
Formatter

STRATEGY

Strategy: A family of interchangeable algorithms

- Comparators
 - Example: `pair_comparator`

```
class pair_comparator#(type T=pair) extends comparator#(T);  
  virtual function bit eq( T x, T y );  
    return x.first == y.first && x.second == y.second;  
  endfunction  
// ... other functions  
endclass
```



- Formatters
 - Converts an object to a string format


My favorite class: **comma_formatter#(T)**

```
comma_formatter#(longint) com_fmtr =  
comma_formatter#(longint)::get_instance();  
  
$display( com_fmtr.to_string( 123456789 ) );
```

... inserts
commas as
thousands
separators



```
:: - keisuke@devo...v/github/cluelib - □ ✕  
#  
#  
# 123,456,789  
#  
#  
#  
#
```



VERIFICATION-SPECIFIC

What can you do with the random classes?

```
random_4_bin_num n = new;  
  
    // min  max  weight  
n.db = '{ { 100, 200, 1 },  
        { 300, 400, 2 },  
        { 500, 600, 3 },  
        { 700, 800, 4 } }';  
assert( n.randomize() );  
$display( n.val );
```


Distribution Bin

min	max	weight
100	200	1
300	400	2
500	600	3
700	800	4


Classes with 2, 4, 8, 16,
and 32 distribution bins
are defined.

```
if ( random_util::random_bool(70) ) begin // 70% true
```


What can do you with the timers?



Kitchen Timer



Stopwatch



DOMAIN-SPECIFIC

Domain-specific

- Offers utility functions to a specific target domain, which are generic enough to reuse
 - CRC
 - 42 commonly used CRC functions
 - Scramble
 - 18 commonly used scramblers
 - 8b/10b Encoder
 - (Color converters)
 - (Matrix functions)

Package and license

- Using the package

```
import cl::*; // wildcard import  
int i = choice#(int)::min(j,k);
```

```
// using the scope resolution operator  
int i = cl::choice#(int)::min(j,k);
```

- MIT License

API document

to_queue

```
static function q_type to_queue(const ref da_type da,  
                                input bit      reverse = 0)
```

static Converts a dynamic array of type **T** to a queue of the same type.

Arguments

da A dynamic array to be converted.

reverse **optional** If 0, the element at the index 0 of **da** is positioned to the index 0 of the queue. If 1, the elements are positioned in the reverse order. The default is 0.

Returns

A queue converted from **da**.


Examples

```
bit da[] = new[8]( '{ 0, 0, 0, 1, 1, 0, 1, 1 } ');  
bit q[$];  
  
q = dynamic_array#(bit)::to_queue( da );  
assert( q == '{ 0, 0, 0, 1, 1, 0, 1, 1 } ');  
  
q = dynamic_array#(bit)::to_queue( da, .reverse( 1 ) );  
assert( q == '{ 1, 1, 0, 1, 1, 0, 0, 0 } ');
```

See Also

[da_to_q](#)

Social coding with GitHub

PUBLIC  cluelogic / cluelib

Unwatch 1 Star 0 Fork 0

A generic class library in SystemVerilog — Edit

18 commits 1 branch 0 releases 1 contributor

branch: master cluelib

File	Commit Message	Time Ago
Added questa.mk.		
cluelogic authored 12 hours ago latest commit 24c3622dd1		
api	Added "How to Install" to the README.	16 hours ago
run	Added questa.mk.	12 hours ago
src	Added "How to Install" to the README.	16 hours ago
test	Consolidated the array converters into one.	18 hours ago
README.md	Added Pull Requests Policy.	14 hours ago

README.md

ClueLib: A SystemVerilog generic library

Code

Issues 0

Pull Requests 0

Pulse

Graphs

Network

Settings

HTTPS clone URL

https://github.com

You can clone with [HTTPS](#), [SSH](#), or [Subversion](#).

Download ZIP


CASE STUDY

How much code could be replaced by the library?

- Investigated nine projects
 - A total of 489,875 lines of class-based code (no module-based code or comments)
- About 2% of code could be replaced by the library

This result fell short of our expectations.

What did the other 98% of the code consist of?



Are there any limitations of the library?

- Some functions are probably infeasible to develop in SystemVerilog
 - regular-expressions, image processing, parsing JSON, etc.

What are the disadvantages of an open-source project?

- “Most free software projects fail” [Fogel, ‘05]
 - New sets of complexities, such as deploying a web site, documentation, and managing contributors
- Verification libraries are usually developed using an employer’s resources
 - The copyright of such libraries belongs to the employer

To avoid potential lawsuits, we will not accept any “pull requests” from individual contributors.

What next?

- UVM-dependent library
 - Extension of `uvm_tlm_generic_payload`
 - `uvm_event` waiter
 - `report_phase` that collects the simulation statistics

Is coding in SystemVerilog fun again?

- Absolutely!
- “batteries included”
 - 360+ functions
- Fork me on GitHub
 - <https://github.com/cluelogic/cluelib>

BACKUP SLIDES

DESIGN & VERIFICATION

text
+ capitalize
+ center
+ change
+ chomp
+ chop
+ colorize
+ contains
+ contains_str
+ count
+ delete
+ ends_with
+ find_any
+ hash
+ index
+ insert
+ is_alpha
+ is_digit
+ is_lower
+ is_printable
+ is_single_bit_type
+ is_space
+ is_upper
+ join_str
+ lc_first
+ ljust
+ lstrip
+ only
+ partition
+ replace
+ reverse
+ rfind_any
+ rindex
+ rjust
+ rpartition
+ rsplit
+ rstrip
+ slice
+ slice_len
+ split
+ starts_with
+ strip
+ swap_case
+ title_case
+ trim
+ uc_first
+ untabify

crc
+ crc
+ crc1
+ crc4_itu
+ crc5_epc
+ crc5_itu
+ crc5_usb
+ crc6_cdma2000_a
+ crc6_cdma2000_b
+ crc6_itu
+ crc7
+ crc7_mvb
+ crc8
+ crc8_ccitt
+ crc8_dallas_maxim
+ crc8_sae_j1850
+ crc8_wcdma
+ crc10
+ crc10_cdma2000
+ crc11
+ crc12
+ crc12_cdma2000
+ crc13_bbc
+ crc15_can
+ crc15_mpt1327
+ crc16_arinc
+ crc16_ccitt
+ crc16_cdma2000
+ crc16_dect
+ crc16_t10_dif
+ crc16_dnp
+ crc16_ibm
+ crc17_can
+ crc21_can
+ crc24
+ crc24_radix_64
+ crc30
+ crc32
+ crc32c
+ crc32k
+ crc32q
+ crc40_gsm
+ crc64_ecma
+ crc64_iso

pair#
+ eq
+ ne
+ lt
+ gt
+ le
+ ge
+ clone
+ swap

tuple#
+ eq
+ ne
+ lt
+ gt
+ le
+ ge
+ clone
+ swap

kitchen_timer
+ set_delay
+ add_delay
+ set_random_delay
+ start
+ stop
+ pause
+ resume
+ reset
+ get_elapsed
+ get_remaining
+ is_stopped
+ is_running
+ is_paused
+ get_state

packed_array#
+ from_unpacked_array
+ to_unpacked_array
+ from_dynamic_array
+ to_dynamic_array
+ from_queue
+ to_queue
+ ua_to_pa
+ pa_to_ua
+ da_to_pa
+ pa_to_da
+ q_to_pa
+ pa_to_q
+ init
+ reverse
+ count_ones
+ count_zeros
+ count_unknowns
+ count_hizs

unpacked_array#
+ from_dynamic_array
+ to_dynamic_array
+ from_queue
+ to_queue
+ da_to_ua
+ ua_to_da
+ q_to_ua
+ ua_to_q
+ init
+ reverse
+ compare
+ to_string

queue#
+ from_unpacked_array
+ to_unpacked_array
+ from_dynamic_array
+ to_dynamic_array
+ ua_to_q
+ q_to_ua
+ da_to_q
+ q_to_da
+ init
+ reverse
+ split
+ merge
+ concat
+ extract
+ append
+ compare
+ clone
+ to_string

dynamic_array#
+ from_unpacked_array
+ to_unpacked_array
+ from_queue
+ to_queue
+ ua_to_da
+ da_to_ua
+ q_to_da
+ da_to_q
+ init
+ reverse
+ split
+ merge
+ concat
+ extract
+ append
+ compare
+ clone
+ to_string

data_stream#
+ to_bit_stream
+ make_divisible
+ sequential
+ constant
+ random
+ scramble
+ to_string
+ to_string_en

bit_stream#
+ alternate
+ count_zeros
+ count_ones
+ count_unknowns
+ count_hizs

random_2_bin_num

random_8_bin_num

random_32_bin_num

random_power_of_2_num

collection#
+ add
+ add_all
+ clear
+ contains
+ contains_all
+ is_empty
+ get_iterator
+ remove
+ remove_all
+ retain_all
+ size
+ to_dynamic_array

set_base#
+ equals
+ remove_all

set#
+ add
+ clear
+ clone
+ contains
+ is_empty
+ get_iterator
+ remove
+ size

random_util
+ random_bool

random_4_bin_num

random_16_bin_num

random_power_of_10_num

iterator#
+ has_next
+ next
+ remove

set_iterator#
+ has_next
+ next
+ remove

deque_descending_iterator#
+ has_next
+ clear
+ next
+ remove

deque_iterator#
+ has_next
+ next
+ remove

comparator#
+ get_instance
+ eq
+ ne
+ lt
+ gt
+ le
+ ge

default_comparator#
+ lt
+ gt

formatter#
+ get_instance
+ to_string

decimal_formatter#
+ get_instance
+ to_string

scrambler#
+ scramble

putil#
+ swap

tuple_comparator#
+ get_instance
+ eq
+ lt

pair_comparator#
+ get_instance
+ eq
+ lt

hex_formatter#
+ get_instance
+ to_string

comma_formatter#
+ get_instance
+ to_string

string_formatter#
+ get_instance
+ to_string

choice#
+ min
+ max

util
+ num_oct_digits
+ num_dec_digits
+ num_hex_digits

journal
+ log

SystemVerilog only

```
static function int text::index( string s,  
                                string sub,  
                                int start_pos = 0,  
                                int end_pos = -1 );  
  
    int blen = sub.len();  
    // ...  
    for ( int i = start_pos; i <= end_pos - blen - 1; i++ )  
        if ( s.substr( i, i + blen - 1 ) == sub )  
            return i;  
    // ...  
endfunction
```

... uses a “for”
loop to find a
match

SystemVerilog with C++


```
import "DPI-C" function int c_find( string, string, int );
static function int text::index( string s,
                                string sub,
                                int start_pos = 0,
                                int end_pos = -1 );

    // ...
    i = c_find( s, sub, start_pos );
    if ( i >= 0 && i + sub.len() - 1 <= end_pos ) return i;
    // ...
endfunction
```

... delegates the
search to the "find"
function of C++

```
extern "C" {
    int c_find( const char* s,
                const char* sub,
                const int start_pos ) {
        std::string ss( s );
        return ss.find( sub, start_pos );
    }
}
```

Data stream and bit stream



What can you do with the data stream?

