



# Applying Stimulus & Sampling Outputs UVM Verification Testing Techniques

Clifford E. Cummings

Sunburst Design, Inc.

World-class SystemVerilog & UVM Verification Training

September 29, 2016 SNUG Austin Life is too short for bad or boring training!



Free IEEE SystemVerilog-2012 LRM @

http://standards.ieee.org/getieee/1800/download/1800-2012.pdf





## Agenda

Time-0 race conditions

Stimulus & verification goals

Driving stimulus - timing

Sampling inputs for prediction model

Sampling outputs - verification timing

SystemVerilog program

Summary & conclusions

3 important timing points for testbenches and vectors

The paper has more details and more examples

Recommended reading:
Bromley & Johnston's SNUG-Austin 2012
detailed paper on Clocking Blocks

SNUG 2016 2 of 34





### **Time-0 Simulation and Race Conditions**

How to Avoid Time-0 Race Conditions



### Time-0

# Sunburst Design



### Race conditions

- Time-0 is a tricky place in Verilog & SystemVerilog simulations
- At time-0 all initial and always blocks become active in any order!

The problems and solutions are on the next slides

### **Time-0 Race Conditions**

### initial - time-0 blocking assignments

```
module initial always1:
                     Active at time-0
  initial
    @(negedge clk) $\display("%t: initial #1 negedge clk", $time);
                     Active at time-0
  always begin
    @ (negedge clk) | $display("%t: always #1 negedge clk",$time);
    wait(0);
  end
  initial begin
                         Time-0 blocking assignment
    clk = '0; *
    forever #(`CYCLE/2) clk = ~clk;
  end
                     Active at time-0
  initial
    @(negedge clk) $display("%t: initial #2 negedge clk",$time);
                     Active at time-0
  always begin
    @(negedge clk) | $display("%t: always #2 negedge clk", $time);
    wait(0);
  end
```





### **VCS** output

0ns: initial #1 negedge clk
0ns: always #1 negedge clk
0ns: always #2 negedge clk
10ns: initial #2 negedge clk
25ns: FINISH

### Simulator B output

0ns: always #1 negedge clk
0ns: initial #1 negedge clk
10ns: always #2 negedge clk
10ns: initial #2 negedge clk
25ns: FINISH

Both outputs are correct - Time-0 race condition!

### **Time-0 Race Conditions**

### initial - time-0 *nonblocking* assignments

```
module initial always?
                     Active at time-0
  initial
    @(negedge clk) $\display("%t: initial #1 negedge clk", $time);
                     Active at time-0
  always begin
    @ (negedge clk) | $display("%t: always #1 negedge clk",$time);
    wait(0);
  end
  initial begin
                         Time-0 nonblocking assignment
    clk <= '0;←
    forever #(`CYCLE/2) clk = ~clk;
  end
                     Active at time-0
  initial
    @(negedge clk) $display("%t: initial #2 negedge clk",$time);
                     Active at time-0
  always begin
    @(negedge clk) | $display("%t: always #2 negedge clk", $time);
    wait(0);
                                                 initial - bad name!
  end
                                           should have been called run once
 SNUG 2016
```





### **VCS** output

Ons: initial #1 negedge clk Ons: always #1 negedge clk Ons: initial #2 negedge clk Ons: always #2 negedge clk 15ns: FINISH

### Simulator B output

Ons: always #2 negedge clk Ons: initial #2 negedge clk Ons: always #1 negedge clk Ons: initial #1 negedge clk 15ns: FINISH

All blocks were active before first negedge clk -**NO** time-0 race condition!

6 of 34

### Time-0

# Sunburst Design



### How to handle time-0 stimulus

- To avoid time-0 race conditions
  - Make all time-0 stimulus assignments using nonblocking assignments
  - Create and call an initialize() task for time-0 stimulus assignments

```
UVM example
                (explained in detail on a later slide)
                                                                          task run phase (uvm phase phase);
                                                                            trans1 tr;
task initialize();
                                                                            initialize();
  `uvm info("RESET", "Initial reset", UVM MEDIUM)
                                                                            forever begin
 vif.rst n <= '0;
                                                                              seq item port.get next item(tr);
                        The initialize() task is called at time-0
 vif.ld <= '1;</pre>
                                                                              drive tr(tr);
                            and uses nonblocking assignments
 vif.inc <= '1:</pre>
                                                                              seq item port.item done();
 vif.din <= '1:</pre>
                                                                            end
endtask
                                                                          endtask
                                                                                      initialize() violates
```

task drive\_tr (trans1 tr);
 @(vif.cb1);
 vif.cb1.din <= tr.din; ...
endtask
endclass</pre>

The drive\_tr task will use a clocking block to control stimulus timing (explained on later slide)

Bromley & Johnston Guideline #1

but time-0 is an important exception





### **Stimulus and Verification Goals**




### Stimulus and Verification Vectors





- When and how should the stimulus be applied?
- When and how should the outputs be verified?



We want a common testbench for all phases of the design

We will examine:
- sequential logic verification timing





## **Stimulus Strategies & Timing**




## **Stimulus Driving Strategies**

Sunburst Design\_



Bad, Better, Best


Preview of three common stimulus strategies



## **Stimulus Driving Strategy**

### **Active Clock Stimulus**





### **Advantage**

(1) **Should** work for 0-delay RTL Designs

#### **Disadvantages**


- (1) Requires nonblocking assignments to drive stimulus
- (2) Fails setup/hold times for gate-sims
- (3) Requires testbench modifications to do gate-sims

## **Stimulus Driving Strategy**





**Inactive Clock Stimulus** 



### **Advantage**

(1) Works for 0-delay RTL Designs and most gate-sims

### **Disadvantage**


(1) Fails gate-sims if DUT input combinational delay exceeds ½ cycle

## **Stimulus Driving Strategy**





Time-Budget Stimulus



#### **Advantage**

- (1) Choose appropriate clk-to-q time budget to meet input combinational delay
- (2) Works for 0-delay RTL & gates sims with delays






## **Verification Strategies & Timing**



## **Sequential Logic Testing**








**SNUG 2016** 

## **Sequential Logic Testing**





Gate-Level Model with Delays




## **Sequential Logic Testing**





Same Testing for RTL & Gates



## **Clocking Block Skews**





### **Definitions**

- Used to specify synchronous sample & drive times
- Input skew is for sampling -Default input skew is #1step This is perfect! Output skew is for driving This is bad! Change this Default output skew is 0 to 20% of clk cycle time Specified clocking **Frequently** block clock @ (posedge clk) Signal sampled Signal driven **Testbench outputs Testbench inputs** here here are DUT inputs are DUT outputs clock **Testbench Testbench DRIVES** DUT **SAMPLES** input input stimulus outputs skew output A clocking block encapsulates output when testbench inputs are sampled skew and when DUT stimulus is driven of 34 SNUG 2016


## **Example DUT - Program Counter**





pcnt.sv

```
Asynchronous control signal rst_n
```




Synchronous signals: din, ld, inc

## Clocking Block In dut\_if







## **Driving Stimulus**

tb\_driver.sv

Full example in the paper




```
Clocking block drives
  . . .
                                                                           task run phase(uvm phase phase);
                                                                             trans1 tr;
  task initialize();
                                                                             initialize();
    `uvm info("RESET", "Initial reset", UVM MEDIUM)
                                                                             forever begin
    vif.rst n <= '0;
                                                                                seq item port.get next item(tr);
                             The initialize task does not use a
    vif.ld <= '1;</pre>
                                                                               drive tr(tr);
                            clocking block (only called at time-0)
   vif.inc <= '1;</pre>
                                                                                seq item port.item done();
    vif.din <= '1;</pre>
                                                                             end
  endtask
                                                                           endtask
                                                             Synchronize to @ (posedge clk)
  task drive tr (trans1 tr);
                                                              (the sample signal used by cb1)
    @(vif.cb1); +
    `uvm info("drive tr", tr.convert2string(), UVM HIGH)
    vif.cb1.din <= tr.din;</pre>
                                                                  The drive tr task DOES use a
   vif.cb1.ld <= tr.ld;</pre>
                                                              clocking block to control stimulus timing
   vif.cb1.inc <= tr.inc;</pre>
    vif.cb1.rst n <= tr.rst n;</pre>
  endtask
                                                                           (drive) <=
                       Clocking drives: vif.cb1.signal <= ...
endclass
```

## **Asynchronous Control Signals**





### Asynchronous Reset Example



## **Asynchronous Control Signals**





Asynchronous Reset Example - Scenarios #1 #2 #3 Sample rst n at beginning of cycle task sample dut (...); Check rst n at end of cycle clk t.rst n = vif.rst n; and re-assign if necessary @(vif.cb1); if (!vif.rst n) t.rst n = '0;cycle # #3 #1 #2 **Details next slide Previous cycle reset** Reset Reset rst n scenario #1 Reset during cycles #1, #2, #3 **Previous cycle reset** Reset rst\_n scenario #2 Reset during cycles #1, #2 Reset **Previous cycle reset** rst\_n scenario #3 Reset during cycles #2, #3 Asynchronous control signals must be checked


at the beginning and end of each cycle

## Sampling Outputs & Inputs

Clocking block samples

tb\_monitor.sv Full example in the paper

```
task run phase(uvm phase phase);
    trans1 tr;
    tr = trans1::type id::create("tr");
    forever begin
                                 sample dut is assumed to be
      sample dut(tr); 
                                  sync-ed to the posedge clk
      aport.write(tr);
    end
  endtask
  task sample dut (output trans1 tr);
                                        Inputs used to predict
    trans1 t:
                                             next output
    t = trans1::type id::create("t");
                                                           DUT inputs are sampled
    t.din = vif.din;
    t.ld = vif.ld;
                                                             on the posedge clk
    t.inc = vif.inc;
                                 Sync to
                                               Re-test async
    t.rst n = vif.rst n;
                              posedge clk
    @(vif.cb1); <
                                              control inputs
    if (!vif.rst n) t.rst n = 0;
    t.dout = vif.cb1.dout;
            = t:
    tr _
     `uvm info("sample dut", tr.convert2string(), UVM FULITY
  endtask
endclass
                     Assign t to task output tr
SNUG 2016
```



**DOES NOT use** clocking block timing

Sample DUT outputs #1step before posedge clk

Sampling dout DOES use clocking block timing (and = )


Actual outputs used to compare against predicted (expected) outputs

## **Asynchronous Control Signals**





Sub-Cycle Asynchronous Reset




Next slide

## **Asynchronous Control Signals**



Sub-Cycle Asynchronous Reset

interface "Sticky bit" behavioral model



```
reset_n

clk

rst n
```

```
interface dut_if (input clk);
logic [15:0] dout;
logic [15:0] din;
logic ld, inc, rst_n;
logic reset_n;
```

```
Sticky reset_n to capture short rst n pulses
```

required in interface

reset\_n set to 1 on
next posedge clk when
 rst\_n is disabled

```
always_ff @ (posedge clk, negedge rst_n)
if (!rst_n) reset_n <= '0;
else reset_n <= '1;</pre>
```

Sample reset\_n in interface ...

```
clocking cb1 @ (posedge clk);
  default input #1step output `Tdrive;
  input dout;
  output din;
  output ld, inc, rst_n;
  input reset_n;
endclocking
endinterface
```

... test reset\_n #1step before posedge clk to assign rst\_n at end of cycle

tb monitor modification


```
task sample_dut (...);
...
t.rst_n = vif.rst_n;
@(vif.cb1);
if (!vif.cb1.reset_n)
t.rst_n = '0;
```

## **Three Important Timing Points**





Summary







## SystemVerilog Programs

A SystemVerilog-2005 "enhancement" that should die!



## **SystemVerilog Programs**



### Added to SystemVerilog-2005

- The program solves a problem that never should have been solved!
- The program has multiple restrictions when interacting with a module
- The program adds confusion to SystemVerilog event scheduling
- The program is not needed 
  UVM and is not needed!
- The program should just die!

SNUG 2016

#### SystemVerilog Event Scheduling \_Sunburst Design Synopsys Users Group From previous **Preponed** time slot #1step **Active Active region Inactive** set **Used for sampling & NBA** verifying DUT outputs RTL module code (testbench inputs) executes here **Observed Regions for new Reactive region** Reactive SV program code set **Re-Inactive** Testbench program code **Update to** executes here **Re-NBA** EEE1800-2005 **Standard** To next **Postponed** time slot 31 of 34 **SNUG 2016**

## **Summary & Conclusions**





Time-0 is a tricky place in SystemVerilog simulations 
 assig

Use nonblocking assignments at time-0

- There are three important timing values to be used by verification engineers
- (1) When to drive stimulus use time-budgeting 20% after the active clock edge
- (2) When to sample inputs
  - On active clock edge for synchronous inputs
  - On active clock edge and on next active clock edge for asynchronous control signals
  - Might require sticky-bit technique for sub-cycle asynchronous control signal pulses
- (3) When to sample DUT outputs #1step before next active clock edge

Use #1step in a clocking block

- Use clocking blocks in an interface to help control testbench timing
- Never use (or quit using) the SystemVerilog program

**DEATH** to the SystemVerilog program!!

## Acknowledgements





### Thanks!

- Jeff Montesano for his review and suggested improvements to the paper and presentation
- My colleague and friend, Jonathan Bromley for exchanges of ideas on clocking blocks and for his previous, co-authored SNUG-Austin paper detailing the behavior of clocking blocks and recommended guidelines





## **Thank You**







# Applying Stimulus & Sampling Outputs UVM Verification Testing Techniques

Clifford E. Cummings

Sunburst Design, Inc.

World-class SystemVerilog & UVM Verification Training

September 29, 2016 SNUG Austin Life is too short for bad or boring training!



Free IEEE SystemVerilog-2012 LRM @

http://standards.ieee.org/getieee/1800/download/1800-2012.pdf