



# Adopting UVM methodology for IP level Verification

The JPEG1 SV verification project

Giovanni AUDITORE, Francesco RUA' STMicroelectronics

MARKALL

Jun 18, 2015 Grenoble, France



## Agenda

Project overview

Verification strategy

Verification project implementation

Evaluation of Synopsys verification platform

# **Project overview**



The primary target of this project was to fully verify the JPEG1 Digital IP built around a Synopsys JPEG codec core. On this project we decided to insert two activities:

- The investigation around the System Verilog language in its UVM standard flavor and the effort it takes to adopt this verification methodology for a team already experienced in r constrained random verification techniques
- The evaluation of the Synopsys dynamic digital verification platform

## Verification strategy


# Synopsys Users Group

#### Focus on reuse

- Choose standard VIP svt\_ahb in UVM flavor for AHB protocol implementation and checks
- Take advantage of UVM registers and memory models
- Extend existing objects of UVM library to implement the testbench scoreboards
- Implement the DUT custom interfaces following UVM guidelines
- Exploit testbench components communication and synchronization by mean of UVM events
- Configure the reusable components through UVM factory

# **Verification Project Implementation**







- Install the VIP component and its UVM use examples
- Configure the component


Instantiate the configured component into the environment



#### Install the component

The svt\_ahb requires to be installed prior to be used.

The install command for all Synopsys VIP is dw\_vip\_setup.





#### Configure the component

```
class jpeg1 ahb system configuration extends svt ahb system configuration;
  /** UVM Object Utility macro */
                                                                JPEG env specific AHB
  `uvm object utils (jpeg1 ahb system_configuration)
                                                                    configuration
  /** Class Constructor */
  function new (string name = "jpeg1 ahb system configuration");
    super.new(name);
                                                     Set number of AHB masters and slaves
    this.num masters = 1; this.num slaves = 2;
    /** Create port configurations.*/
                                                           Allocates the master/slave
                                                                configurations
    this.create sub cfgs(num masters,num slaves);
    /** Set all configuration parameters*/
    //this.master cfg[0].<parameter> = <value>; ...
                                                               Set parameters, if required
    //this.slave cfg[0].cfg[0].cfg[0].//this.slave cfg[0].
    /** Set interface as AHB LITE */
    this.ahb lite = 1;
    /** Configure the address map */
                                                            Set the address range for a
                                                             specified slave (slave[0])
    this.set addr range(0, 14'h0000, 14'h1FFF);
```

endclass

endfunction



#### Integrate the component



Integrate the component

```
GET the global config from the DB,
                                                  then propagate (SET) the sub-configs
class jpeg1 tb env extends uvm env;
  /** AHB System ENV */
  svt ahb system env ahb system env;
                                               Create sub-ENVs which, in turn, will get their
  /** JPEG1 System Configuration */
                                              config from DB, propagating specific settings to
                                                      sub-components and so on
  jpeg1 system configuration cfg;
  virtual function void build phase (uvm phase phase);
    super.build phase(phase);
    if (!uvm_config_db#(jpeg1_system_configuration)::ge/t(this, "", "cfg",
cfg)) `uvm fatal(...)
    uvm config db#(svt ahb system configuration)::set(this, "ahb system env",
"cfg", cfg.ahb cfg);
    ahb system env = svt ahb system env::type id::create("ahb system env",
this);
   endfunction
   //Connect Master and slave interfaces into connect phase()
endclass
```

# Integrate UVM registers and memories model



UVM provides standard components to model both registers and memories. Here follow the steps we adopt to implement a mirror of the IP's registers and memories:

- Write registers and memories description in RAL format
- Run ralgen to generate UVM code
- Connect the generated code to the environment

# Integrate UVM registers and memories model



#### RAL Format example (.ralf file)

```
block jpeg1 regmodel {
 bytes 4;
  cover +a-b+f;
  register JPEG CONFR0 @'h0000 {
    bytes 4;
    field START {
      bits 1:
      access wo;
      reset 1'b0;
      cover +b;
    size 192;
```

Globally activate/deactivate coverage models for address, register fields and their data bits

Locally include/exclude inherited global settings

```
cover +b;
}

memory HUFFENC_RAM (huffenc_ram_generate_external.huffencmem.Mem) @'h0500 {
    size 192;
    bits 32;
    access rw;
}
```

# Integrate UVM registers and memories model




#### **UVM** generated code

```
class ral reg jpeg1 regmodel JPEG CONFR0 extends uvm reg;
                                                                          `uvm object utils(ral reg jpeg1 regmodel JPEG CONFR0)
rand uvm reg field START;
                                                                         virtual function void sample (uvm reg data t data,
  local uvm reg data t m data;
                                                                                                        uvm reg data t byte en,
  local uvm reg data t m be;
                                                                                                                        is read,
  local bit
                        m is read;
                                                                                                        uvm reg map
                                                                                                                        map);
                                                                              if (get coverage(UVM CVR REG BITS)) begin
   covergroup cg bits ();
  option.per instance = 1;
                                                                                m data
                                                                                           = data;
  option.name = get name();
                                                                                 m be
                                                                                           = byte en;
  START: coverpoint {m data[0:0], m is read} iff(m be) {
                                                                                 m is read = is read;
      wildcard bins bit 0 wr as 0 = \{2'b00\};
                                                                                 cq bits.sample();
      wildcard bins bit 0 wr as 1 = \{2'b10\};
                                                                              end
      option.weight = 2;
                                                                          endfunction
  endgroup
                                                                          function void sample values();
   covergroup cg vals ();
                                                                              super.sample values();
  option.per instance = 1;
                                                                              if (get coverage(UVM CVR FIELD VALS)) begin
       START value : coverpoint START.value[0:0] {
                                                                                 if(cg vals!=null) cg vals.sample();
  option.weight = 2;
                                                                              end
                                                                          endfunction
endgroup : cg vals
                                                                          endclass : ral reg jpeg1 regmodel JPEG CONFR0
 function new(string name = "jpeg1 regmodel JPEG CONFRO");
 super.new(name, 32,build coverage(UVM CVR REG BITS+UVM CVR FIELD VALS));
 if (has coverage(UVM CVR REG BITS))
  cq bits = new();
 if (has coverage(UVM CVR FIELD VALS))
  cg vals = new();
endfunction: new
  virtual function void build();
      this.START = uvm reg field::type id::create("START",,get full name());
      this.START.configure(this, 1, 0, "WO", 0, 1'b0, 1, 0, 1);
   endfunction: build
```

#### Scoreboards extension and reuse







#### Scoreboards extension and reuse



aux after export;


```
class mem in order class comparator #(
                                                                    Reusable memory comparator
                    = "GENERIC MEMORY",
  string MEM NAME
                                                                    with configurable transformers
  type TRANSFORMER1 = ahb2mem transformer,
  type TRANSFORMER2 = jpg2mem transformer,
  type C
                    = mem comp
                                                                        Extended from
) extends uvm in order comparator #(
                                                                 uvm_in_order_comparator class
 mem transaction,
 C,
 uvm class converter #(mem transaction),
                                                                    Connection port of type
 uvm class pair #(mem transaction, mem transaction)
                                                                        implementation
);
typedef mem in order class comparator # (MEM NAME, TRANSFORMER1, TRANSFORMER2, C) this type;
  `uvm component param utils(this type)
  const static string type name = "mem in order/class comparator # (MEM NAME, TRANSFORMER1,
TRANSFORMER2, C)";
 uvm analysis imp mem before1 #(svt ahb transaction, this type) before export1;
 uvm analysis imp mem before2 #(mem transaction, this type)
                                                                   before export2;
```

SNUG 2015

uvm analysis imp mem after #(mem transaction, this type)


## MEM UVM component





### **MEM UVM component**






# **Communication and synchronization**



Handling FIFO controls and state changes


#### **INPUT/OUTPUT FIFO**



# Communication and synchronization (sn




The UVM event pool



# Communication and synchronization (snu



#### The UVM event pool



### **UVM Factory**



#### Enhance SV reuse through factory best practices


- Always use factory macros to register all objects into the factory
- Make use of uvm\_config\_db to:
  - Propagate top down the configuration settings into the environment through the use of set/get commands
  - Connect the agents virtual interfaces to the top environment actual interfaces
  - Overwrite the default sequence of the sequencer with the required test sequence
- Use set\_instance/type\_override\_by\_type to replace a base object with an extended object

### **UVM Factory**

#### Verdi resource view



Selected a resource (configuration in this example)





# **Evaluation of Synopsys verification** platform




#### VCSMX and Verdi GUI



#### Provides test run and debug GUI capabilities

- Pros
  - Fast run time
  - Friendly GUI
  - Good UVM tools offers
  - Good step by step debug into UVM code
- Cons
  - Quite long compile and
     elaborate time, likely due to UVM lib overhead and to dual compilation
     (improved in VCSMX j-2014.12)
  - Some stability issues faced, most of them quickly solved by SNPS




# **Execution Manager**



#### Provides regression handling and coverage merge capability

- Pros
  - Easy to customize
     by mean of user scripts
  - Easy to access HTML based regression monitor interface



#### Cons

- Quite basic results collection and error analysis capabilities
- Some stability issues faced into LSF interface
- Installation flow not compliant with ST security policies


## Verdi coverage



Provides coverage result analysis and management

capabilities

- Pros
  - Integrated functional and code coverage results analysis
  - Very friendly GUI
  - Good coverage exclusion annotation mechanism
  - Very good support into exclusion management across different RTL versions
- Cons
  - None





# **Conclusions and next steps**



#### Conclusion



- System Verilog together with UVM libraries and guidelines provide a flexible, reliable and configurable dynamic verification methodology
- Adoption of above methodology has a significant ramp-up penalty, even for verification engineers already experienced in constrained random verification techniques
- Synopsys verification platform helps into reducing this penalty with a set of UVM utilities and a good debug engine

#### What next?



- Improve our SV coding style target to verification reuse learning from the mistakes done
- Complete the Synopsys tools portfolio evaluation adding the missed Certitude (testbench qualification tool, trial runs already started on this) and HVP (verification plan with spec annotation capability, trials yet to be planned)





# **Thank You**

