



# C++ Testbench using UVM phase and agent concepts

JinHaeng Cho NVIDIA

September 24, 2015 SNUG Boston





## Agenda

Testbench architecture

Implementation details

Conclusions

Future work



### Considerations for choosing testbench approach

- Industry standard and trend
  - Most common frameworks, methodology and testbench languages
  - Availability of tools and libraries
  - Easy to access expertise and resources such as documents, online examples
  - Long term maintenance and upgrade cost
- Integrating and exporting IP
  - Interoperability with existing environment
  - Import external VIP
  - Export model to another environment



### Considerations for choosing testbench approach

- Project Schedule
  - Familiarity of language for quick ramp-up and implementation
  - Model and testbench readiness
- Reusability and future expansion
  - Reuse prototyping model in verification phase
  - Reuse in the future revision or project
  - Easy to update for new feature additions

## Synopsys Users Group

### Why C++?

- UVM is becoming the de-facto testbench standard but ...
  - Desire to use testbench components with existing C++ environment
  - Modeling work started even before specification was settled: quick prototyping was required
- SystemC could have been an alternative choice
  - Provides many useful libraries
  - But requires non-trivial ramp-up time
  - Need some infra-structure related work
- External VIP

 There was external VIP to integrate which utilized cycle based, 2 state, C++ modeling

## Synopsys Users Group

### Benefits of using C++?

- Build time reduction
  - C++ model is built into shared-object file
  - No need to rebuild whole VCS executable
- Light simulation overhead
  - SystemVerilog and UVM provides many convenient features but they decrease simulation performance
- Early readiness for DUT verification
  - Prototyping models were reused in the design verification phase
  - C++ model was instantiated as the DUT so that once RTL was ready, simple DUT replacement created a full design verification environment




## **Implementation Details**

**CSIM** classes



#### CSIM classes – csim\_msg






SNUG 2015 8


## Synopsys Users Group

CSIM classes – csim\_base






CSIM classes – csim\_driver, csim\_monitor






CSIM classes – csim\_agent, csim\_dti\_base, csim\_sb





CSIM classes - csim\_callback, csim\_dpi, csim\_api






## **Implementation Details**

**CSIM** phases



### **CSIM** phases





### CSIM testbench – new()




```
Verilog Domain
       sv tb env
new() {
 sv_dpi_p =
      sv_dpi::instance();
 (1)
          Singleton instance
   sv_dpi_pkg::sv_dpi
new() {
 dpi_register_sv_scope();-
```

### C++ Domain

```
c_tb_top
   c_tb_top() {
     c_dpi_p = c_dpi::instance();
     foreach phase_handler {
      c_dpi_p->register_handler(p_h)
                     (3)
                            Phase handler
   Singleton instance
(2)
                                (4)
                   c_dpi
    svScope m_sv_scope;
    vector<*func()> handler_vec;
```

## Synopsys Users Group


CSIM testbench – build\_phase()



SNUG 2015 SNUG 2015




### CSIM testbench – connect\_phase()



## Synopsys Users Group


### CSIM testbench - run\_phase()



SNUG 2015 ~ 18

## Synopsys Users Group


### CSIM testbench - run\_phase()



SNUG 2015 = 19

## Synopsys Users Group

### CSIM testbench - run\_phase()



SNUG 2015 = 20



#### CSIM testbench – check\_phase() & final\_phase()

```
Verilog Domain
                                                       C++ Domain
                                                         c_tb_top
         sv tb env
                                             c_tb_top::check_handler() {
                                              foreach csim instances
check_phase() {
                                                g_csim_inst->check();
 sv_dpi_p.do_check();
                                               tb_top.final_handler() {
final_phase() {
                         Check: Perform end of reach chim instances
 sv_dpi_p.do_final()
                                                 g_csim_inst->final();
                         simulation check
                         Final: Collects and reports
                         statistics and performance
                                                           c_dpi
     sv_dpi_pkg::sv_dp
                                             dpi_do_check() {
do check() {
                                              handler_vec[CHECK]();
  dpi_do_check();
do_final() {
                                             dpi_do_final() {
 dpi_do_final();
                                               handler_vec[FINAL]();
```

### **Driving and Collecting packets**



### Split into two parts

- C++: protocol engine that implements pack and unpack functions
- SystemVerilog : signal level interface

#### Driving packets

- C++ driver unpacks packets and calls DPI to send bit array to SystemVerilog side
- SystemVerilog driver drives signals through virtual interface

### Collecting packets

- SystemVerilog monitor sends bit array to C++ monitor through DPI
- C++ monitor packs it to construct a packet
- Once whole packet is constructed, sends it to the consumer through CSIM callback class registered to the monitor

#### Multi-Threading



- Default thread, clock(int) is similar to SystemC SC\_METHOD
- SystemC SC\_THREAD like operation can be added
- CSIM module registers thread function by name and ID string during connect phase
- Each CSIM thread started as separate SystemVerilog thread during run phase
- Each CSIM thread may raise objection then drop objection when it is done
- CSIM thread is generally used by stimulus

## Synopsys Users Group

### Multi-Threading - registration

```
class c dti test::csim dti base {
  string m inst name, m thread name;
  int m obj cnt = 0;
                                             Thread information is stored
  void connect() {
                                             in sv dpi's queue
    register thread (m inst name,
                     m thread name);
  void start thread(string t name) {
    if (!t name.compare (m thread name.s
      m obj cnt++
                                            Called during run phase and
      my thread func();
                                             called before run() call
  void run() {
                                            Returns number of local
    return m obj cnt;
                                            objections
  void my thread func() {
    drop_objection(m_inst_name,
                                            When done decrement
                                            objection count
```

### Stimulus generation



- Packet CSIM class, similar to uvm\_sequence\_item
- All test cases are basically directed scenarios
- Packet class has fields that can be randomized
- Packet field randomization constraints are controlled through command line options
- Common code among test cases are implemented in the base test class: csim\_dti\_base
- The base test class provides
  - Testbench initialization
  - Idle condition check for end of simulation detect

### Testbench configuration



- Since CSIM components are implemented in C++, uvm\_config\_db or uvm\_resource\_db are not used
- Publicly available sknob library is utilized
- Configuration information are passed either as VCS command options or a separate file which is processed by the sknob tool
- The sknob library supports regular expression formation and some randomization in the option values
- Testbench configuration includes
  - Topology of component interconnect
  - Flow control and other DUT and testbench initialization parameters

#### Invoking test cases



- Each test case is implemented in its own class and file
- Each test case compiled as individual object file and collected into a single shared-object file
- Individual test case can be selected by test class name string passed as simulation option
- The test launch class object gets the test case string through sknob and creates the test case instance by dynamic loading mechanisms, i.e. dlopen() and dlsym()

Multiple test cases can be run in one simulation

#### API for external VIP



- Bridge external cycle based, 2 state, C++ Verification IP
- Provides
  - clock event to advance the simulation cycle in the VIP
  - standardized C++ side 2-state drive and monitor interface
  - signal ports in C++ to SystemVerilog interfaces to drive and sample Verilog signals
  - simulation phase and status information handshake
  - unified messaging functions



### **Conclusion and Future Work**



### Conclusions



- Reuse proof of concept model in verification phase
- Accelerated design verification testbench development
- Successfully integrated C++ based external VIP
- Quick bug turn around time in CSIM components due to fast model rebuild time and light simulation overhead

### **Future Work**



- Transition to UVM
  - Utilize SystemVerilog randomization and constraint solver for packet class
  - Better debugging through DVE or Verdi
- Use public libraries
  - TLM based interface between C++ and SystemVerilog
  - Planning to use SystemC-based architectural model so UVM Connect library could be a good fit





## **Thank You**

