



# Whitebox Approach for Verifying PCIe Link Training and Status State Machine

Pinal Patel, Gaurang Chitroda eInfochips Ltd Colm McSweeney Synopsys Ltd

> September 23, 2014 SNUG Austin



## Agenda

Introduction

LTSSM Testbench Architecture

Rx PIPE Agent & Error Stimulus Generation

Coverage & Debug Features

Results & Summary



### Introduction

#### Introduction

LTSSM Testbench Architecture

Rx PIPE Agent & Error Stimulus Generation

Coverage & Debug Features


Results & Summary

### Introduction




- Increasing speed demand resulted in complexity of Serial Protocols like PCIe, USB over years
  - Physical Layer has become more and more complex
    - Link Training & Status State Machine (LTSSM) becomes complex










Main State Diagram of LTSSM

SNUG 2014


SNUG 2014







 8 consecutive TS1 OSs are received on all configured Lanes with the same Link and Lane numbers that match what is being transmitted on those same Lanes, & the speed\_change bit is equal to the directed\_speed\_change variable and the EC field is 00b in all the consecutive TS1 Ordered Sets if the current data rate is 8.0 GT/s.



#### **Possible Test cases:**

- 1) Directed Speed change = Speed change bit with 7 Good TS OS and 1 corrupted (Directed Speed change != Speed change) TS OS with All Lane condition.
- 2) 4 Good TS OS and 4 Bad TS OS for All Lane condition.
- 3) Repeat 1<sup>st</sup> and 2<sup>nd</sup> for Any Lane condition.
- 4) Corrupt Symbol 6 to break the persistency.
- 5) Lane Number not equal to the configure Lane number.
- 6) Link Number not equal to the configure Link number.
- 7) For Gen3 data rate EC is not equal to zero.
- 8) For Gen3 data Rate Corrupt Symbol 9.
- 9) Insert SKIP, EIOS between TS OS's and check the persistency is break or not.
- 10) Inject Missing Comma error in TS OSs...
- 11) Corrupt the Data Rate ID. (i.e. bit for Gen3 = 1 and Gen2 = 0)

All above test cases are with ALL Lane / ANY Lane condition and also with Differnt Error Distribution (i.e. 7-1, 4-4).



- Modeling of LTSSM becomes very critical and important
  - Need for LTSSM White Box(WB) reference model
  - Generation of Stimulus, Error Injection and Coverage

 This WB approach is not just limited to the LTSSM, but can be re-purposed to verify any other complex state machine



### LTSSM Test bench Architecture

Introduction

LTSSM Test bench Architecture


Rx PIPE Agent & Error Stimulus Generation

Coverage & Debug Features

Results & Summary

### LTSSM Testbench Architecture






### LTSSM Testbench Architecture (Cont.)




#### LTSSM WB Base State



### LTSSM Testbench Architecture (Cont.)




LTSSM WB Base State (Contd.)



### LTSSM Testbench Architecture (Cont.)



LTSSM WB Base State (Contd.)





### Rx PIPE Agent & Error Stimulus Generation

Introduction

LTSSM Test bench Architecture


**Rx PIPE Agent & Error Stimulus Generation** 

Coverage & Debug Features

Results & Summary


### **Rx PIPE Agent & Error Stimulus Generation**





### **Rx PIPE Agent & Error Stimulus Generation**










How Rx PIPE Agent helps generating corner case scenarios?





### **Coverage & Debug Features**

Introduction

LTSSM Test bench Architecture

Rx PIPE Agent & Error Stimulus Generation

**Coverage & Debug Features** 

Results & Summary


# **Coverage & Debug Features**




- Every LTSSM sub-states, create a verification plan, which consists of the following coverage items
  - All possible state transitions for the sub-state
  - All possible state transition conditions/reasons for the sub-state
  - Transmit rules for the sub-state
  - Stimulus(Error Injection) coverage for the sub-state
  - Boundry coverage for the sub-state
- Coverage plan for state transitions and state transition conditions is extracted using a script from the emulated WB state.




All Possible State Transitions







All Possible State Transitions Reasons





#### Transmit Rules

```
//Check link and lane numbers transmitted in
// recovery lock matching with Received TS1/TS2.
event check_rlock_ts1_link_lane_num;
property p_check_rlock_ts1_link_lane_num();
  @(check_rlock_ts1_link_lane_num ) disable iff(!core_rst_n)
    1==1;
endproperty : p_check_rlock_ts1_link_lane_num

cov_p_check_rlock_ts1_link_lane_num :
    cover_property( p_check_rlock_ts1_link_lane_num() );
```

```
if( sel_link_num==t.symbols[1] &&
    sel_lane_num[lane]==t.symbols[2])
    // Trigger event for cover property
    ->i_utbCovProp.check_rlock_ts1_link_lane_num;
else
    `uvm_error("RCVRY_LOCK", $psprintf("Failed check")
```



#### Boundary Coverage

```
cp_good_ts1 : coverpoint (cov_ts_pad_lane_num[TS1] == 0 &&
cov_ts_pad_link_num[TS1] == 0)
{
    type_option.comment = "Covering a sequence where no
    transition is expected.";
    // 7 good TS1s followed by one bad TS1
    bins seven_good = (1=>1=>1=>1=>1=>1=>0);
}
```




### Screenshot of Verification Plan XML output

feature	feature f		feature	feature	feature	value	value oup snps.Assert	t\$description
		feature				snps.Group		
4.2.6.4. Re	covery					94 37%	88.04%	PCI EXPRESS Base Specifications REV. 3.0 - 3 Nov 2010 - Section 4.2.6.4.
4.2.6.4.1. Recovery.RcvrLock						95.49%	84.21%	PCI EXPRESS Base Specifications REV. 3.0 - 3 Nov 2010 - Section 4.2.6.4.1.
	state transitions			90.00%		Cover state transitions from recovery lock (any conditions)		
			recovery_rc	vrlock_to_det	ect_quiet	100,00%		coverpoint bin TBD
			recovery_rc	vrlock_to_con	figuration_linkwidth_start	100,00%		coverpoint bin TBD
			recovery_rc	vrlock_to_reco	overy_speed	100.00%		coverpoint bin TBD
				vrlock_to_reco		100,00%		coverpoint bin TBD
			recovery_rc	vrlock_to_reco	overy_equalization_phase1	50.00%		coverpoint bin TBD
		state transit	tions condition	ns		97.62%	, in the second	Cover state transitions from RCVRY_LOCK (all conditions explicitly covered)
			Start equali	zation phase1		100.00%		Cover: If the data rate of operation is 8.0 GT/s: If the start_equalization_w_preset variable is set to 1b
			Start equali	zation phase1	without start_eq_preset bit	100,00%		Cover: If the data rate of operation is 8.0 GT/s: If previous state was not Configuration. Idle and Recovery. Idle and should send max 2 TS1
			Recovery co	nfig after rece	eiving 8 TS1 with EC 0 and Sp	100.00%		Cover: If received 8 consecutive TS1 on all configured lanes with Link and Lane matching on Transmit side, speed_change equal to direct
					eiving 8 TS2 with EC 0 and Sp			Cover: If received 8 consecutive TS2 on all configured lanes with Link and Lane matching on Transmit side , speed_change equal to direc
			Recovery co	infig after rece	eiving 8 TS1 or TS2 with EC 0	a 100.00%		Cover: If received 8 consecutive TS1 or TS2 combination of both on all configured lanes with Link and Lane matching on Transmit side, s
			Recovery co	onfig after 24M	1S Timeout and receiving 8 T	100,00%		Cover: After 24 ms timeout If received 8 consecutive TS1 on any configured lanes with Link and Lane matching on Transmit side, speed_
			Recovery co	nfig after 24M	1S Timeout and receiving 8 T	100.00%		Cover: After 24 ms timeout If received 8 consecutive TS1 on any configured lanes with Link and Lane matching on Transmit side, speed
			Recovery co	onfig after 24M	1S Timeout and receiving 8 T	100.00%		Cover: After 24 ms timeout If received 8 consecutive TS2 on any configured lanes with Link and Lane matching on Transmit side, speed_
			Recovery co	nfig after 24M	1S Timeout and receiving 8 T	100.00%		Cover: After 24 ms timeout If received 8 consecutive TS2 on any configured lanes with Link and Lane matching on Transmit side, speed_
			Recovery co	onfig after 24M	1S Timeout and receiving 8 T	50.00%		Cover: After 24 ms timeout If received 8 consecutive TS1 on any configured lanes with Link and Lane matching on Transmit side, speed_
			Recovery co	nfig after 24M	1S Timeout and receiving 8 T	100.00%		Cover: After 24 ms timeout If received 8 consecutive TS1 on any configured lanes with Link and Lane matching on Transmit side, speed
			Recovery co	onfig after 24M	1S Timeout and receiving 8 T	100.00%		Cover: After 24 ms timeout If received 8 consecutive TS2 on any configured lanes with Link and Lane matching on Transmit side, speed_
			Recovery co	nfig after 24M	1S Timeout and receiving 8 T	100.00%		Cover: After 24 ms timeout If received 8 consecutive TS2 on any configured lanes with Link and Lane matching on Transmit side, speed
			Recovery sp	eed after 24M	1S Timeout and Current spea	100,00%		Cover: After 24 ms timeout If curent speed is 5 GT/s (greater than 2.5 GT/s) and changed speed recovery is 0
			Recovery sp	eed after 24M	1S Timeout and Current spea	100.00%	3	Cover: After 24 ms timeout if curent speed is 8 GT/s (greater than 2.5 GT/s) and changed speed recovery is 0
			Recovery sp	eed after 24M	1S Timeout and changed_sp	100.00%		Cover: After 24 ms timeout If changed speed recovery is 1 and previous state was recovery speed
			Config State	e after 24MS Ti	meout and receive 1 TS1 wi	100.00%		Cover: After 24 ms timeout If received at least 1 TS1 with Link and Lane Number matching with TS OS and changed_speed_recovery bit is
					meout and receive 1 TS2 wi			$Cover: After 24ms  timeout  If  received  at least  1TS2  with  Link  and  Lane  Number  matching  with  TS  OS  and  changed\_speed\_recovery  bit  is  Cover.  After  Cover  and  Cover $
			Config State	after 24MS Ti	meout and receive 1 TS1 wi	100.00%		Cover: After 24 ms timeout If received atleast 1 TS1 with Link and Lane Number matching with TS OS, changed_speed_recovery bit is 0 a
			Config State	e after 24MS Ti	meout and receive 1 TS2 wi	100.00%		Cover: After 24 ms timeout If received at least 1 TS2 with Link and Lane Number matching with TS OS, changed_speed_recovery bit is 0 a
				Quite after 24n		100.00%		Cover: After 24 ms Timeout and none of the above conditions are met
		transmitter rules					84/21%	Rules that transmitter must obey in this state
			check_rlock	_ts1_link_lane	_num		100,00%	Check link and lane numbers transmitted in recovery lock matching with Received TS1/TS2.
			check_rlock	_check_ts1_nf	ts		100.00%	Check N_FTS value in the TS1 Ordered Set transmitted reflects the number at the current speed of operation.
				_eieos_b4_ts1			100,00%	Check that An EIEOS is required to be sent before the first TS1 after entering LTSSM state Recovery.Lock @ 8 GT/s
PH / V	plan_base_spec_s	ect_2 / vplan	_base_spec_sect_	3 vplan_ba	se_spec_sect_4 / vplan_data	book_sect_4	vplan_lb_spec_	set_6 / vplan_xadm_wb / vplan



#### Transaction Logging

- Create a separate transaction log which would just log the required transaction and displays within
- This log can be viewed within the waves along with the design signals
- Helps reducing the debugging time as we can see the design and model behaviour side by side





### **Results & Summary**

Introduction

LTSSM Test bench Architecture

Rx PIPE Agent & Error Stimulus Generation

Coverage & Debug Features

**Results & Summary** 

## **Results & Summary**



- Once the model is stable after some initial efforts, it was much easier and quicker to verify a complex design like PCIe LTSSM
- With the approach presented in this paper we improved the IP quality
- No. of tests are reduced to around 60 compared to 700 directed test cases
- Auto-extracted coverage reports give a very high level of confidence that strict compliance is met
- This WB approach is not just limited to the LTSSM, but can be re-purposed to verify any other complex state machine





