



# Using Verdi to Generate cTags databases for Vi and Emacs

Via VC Apps and the Verdi Knowledge Database

David Carson Huawei Technologies Canada

April 21, 2017 Canada







## Agenda

Verdi Debug Platform

Introduction to Tagging

Building Tagging Databases with a VC App

Tagging Demo





## Verdi Debug Platform

## The Power of the Verdi Debug Platform





wicked design exploration

- Hierarchical source code browsing
- Scope aware
- Hyperlink to definition locations
- Parameter values
- Only considers compiled code

## **Project Browsing with Verdi**





```
S < Verdi:nTraceMain:1> test top test top (/home/d904686/work/ptg/data/: 🔲 🗖 🔀
 File View Source Trace Simulation Tools Window Help
 *Src1:test_top(/home/d904686/work/ptg/data/s...ent/test/test_1.0.0/rtl/test/src/test_top.v 🗘 🐛 🗗 💷 🗗
      3 module test_top ();
                                               clk = 0;
          req
                                               rst_n = 0;
          logic [MEM::DW-1:0]
                                               data;
          always forever
            #1 clk = wclk;
     11
          test U TEST
     13
           .i clk
                                               ( clk ),
     15
                                              ( rst n ),
            .i rst n
     16
                                               (en )
            .i en
     17
     18
          initial begin
           repeat (20) @(negedge clk);
           rst n = 1'b1;
           repeat (20) @(negedge clk);
     23
          end
         prog U_PROG(clk, en);
        endmodule
```

## **Project Browsing with Verdi**





## The Power of the Verdi Debug Platform





wicked design exploration

- Hierarchical source code browsing
- Scope aware
- Hyperlink to definition locations
- Parameter values

Only considers compiled code

It seems to know everything...



...too bad it's not code editor





## tagging

#### Now If It Was An Editor Too...






#### and as good as vi and emacs

For decades designer have been using vi and emacs as design editors

- They are ancient venerable code editors
- They are powerful
- They are extensible
- They are ubiquitous
- But they are also (usually) not design aware



What if we could vi and emacs – which are powerful code editors - into light weight design exploration tools

SNUG 2017

## Tagging in vi and emacs

#### follow that identifier!

A "tag" is a SystemVerilog identifier

```
reg foo; <- definition
assign foo = 0; <- identifier</pre>
```



- "Tagging" jumps to the "definition" of the identifier
- Editors support tagging by using a "tag database"


#### Where the Heck is \*foo\* Defined?





#### tag files and their secrets

- vi and emacs use Tag files to track down where identifiers are defined
- Requests are made to the editor to find a definition



## Hey... but that's not new





#### tagging has been around forever and its great

- Vi, Emac and ctags have been around since the mid 1970s
- ctags was re-written in the mid 90s and re-released it as exuberant ctags
- A new release of Exuberant cTags has not come out since 2009
- Gnu Global is the latest tagging platform for generating tagging information

## What Tagging is Not

...but it's still pretty great

- Taggers are light weight language parsers
- Tagging does not pre-process
- Taggers are not compilers





fifo #(.clk (clk))

'define reg a

struct {...} b

always@ also

wire for (ii=0; iik N; i+t)

begin



## cTags, Verilog and SystemVerilog





a match made in you know where...

- Original language parser based on C/C++
- Add in verification, low level net-list and timing constructs
- Not a broad user base
- No real attempts to create a more complete parser





## Another way to create tags

## Ahhhhh, but didn't you Mentioned Verdi?





what does Verdi have to do with any of this...

- cTags is ok...
- Gnu Global is, well, new...

- What is an ASIC designer to do?
- Perhaps Verdi can help...



 The Verdi Debug Platform gives designers access to detailed information about a compiled design


### **How Exactly Does That Work?**





ctags with Verdi ... really?

- Verdi is called in batch mode with an NPI based App tcl script
  - Design loaded with a manifest or file list
  - Design is compiled in Verdi into Knowledge Data Base
  - The tcl script drives Verdi to parse data base for all relevant identifier information
  - Identifier information written to tag file for use by Vim and Emacs



### The Good, the Bad

## HUAWE



and it's not that bad...

- The Good: Verdi is a true compiler
  - Based on fully elaborated and compiled design
  - Only those identifiers associated with the compiled design are tagged

- The Bad: Verdi is a true compiler
  - It's slow
  - No real time generation of tags



### No Ugly, Just More Good

#### taggable objects - a very comprehensive list





#### SystemVerilog identifier types

ArrayNet

ArrayTypespec

ArrayVar

BitTypespec

BitVar

ByteTypespec

ByteVar

ClassDefn

ClassTypespec

ClassVar

ClassObj

Constant

**EnumNet** 

EnumTypespec

EnumVar

GenVar

GenScope

ModuleArray

Net



Modport

Module

RefObj

Reg

ShortIntTypespec

ShortIntVar

ShortRealTypespec

ShortRealVar

StringTypespec

StructNet

StructTypespec

StructVar

Task

**TypeParameter** 

**TypePattern** 

TypespecMember

UnionTypespec

UnionVar

VirtualInterfaceVar

SNUG 2017

## Sorry, What does good mean?





tagable objects - a few examples

```
module definitions, IO declarations
  module test ( input logic i clk);
 2
                                                     user defined types
    struct { logic a; }
                       struct a;
             logic b; }
    union
                       union b; ←
    enum
                       enum c;
    req
                       req var;
                                                              all types of
    wire
                       wire var;
    logic
                       logic var;
                                                              variables
    integer
                       integer var
11
12
    for (genvar ii=0 ; ii<MOD A::MOD A N ; ii++) begin: for label
13
      mod a U MOD A ( i clk );
14
    end
15
                                                                      genvars, scoping labels
16
    class C:
17
      int x:
      task set (int i);
18
19
        x = i;
20
      endtask
      function int get;
21
                                      classes, tasks and functions
22
        return x;
23
      endfunction
24
    endclass
25
    progA U PROG A (i clk, resetA);
26
27
28 endmodule
29
  program progA (input wire i clk, output logic reset);
    initial begin
32
      @ (posedge clk);
                                              classes, tasks and functions
33
      reset = 1:
34
    end
35 endprogram
36
                                           programs, packages, parameters,
37 package PKG
                                           constants
39 endpackage
```

## VC Apps in the Verdi Debug Platform





the Native Programming Interface (NPI)

- NPI provides an Interface layer to let users access the Knowledge Data Base of compiled designs
- The NPI Language Model treats HDL language constructs as Objects
- VC Apps may be added to the Verdi Apps Toolbox

## tags.tcl a VC app





the tags VC app creates a list of all SystemVerilog identifiers for a given design


1. load design

2. 1<sup>st</sup> pass - identify compile-able objects

3. 2<sup>nd</sup> pass - record all identifiers

4. create vi tags database

5. create emacs data base



SNUG 2017 22

source

files





## Vi Based Tagging Demo

## Design Browsing in Vi





```
test top.v (/data/PTG/d904686/snug2/ip vevelopment/test/test 1.0.0/rtl/test/src) - GVIM3
File Edit Tools Syntax Buffers Window Plugin Help
 1 'include "pkg.v"
 3 module test top ();
                                         clk = 0;
     reg
                                         rst n = 0;
     reg
    logic [MEM::DW-1:0]
                                         data;
    always forever
      #1 clk = ~clk;
10
11
12
    test U TEST
13
14
      .i clk
                                          clk ),
15
      .i rst n
                                          rst n ),
16
       .i_en
                                          en )
17
    );
18
    initial begin
19
20
     repeat (20) @(negedge clk);
21
      rst n = 1'b1;
22
      repeat (20) @(negedge clk);
23
    end
24
    prog U PROG(clk, en);
26
27 endmodule
```

### **Improvements**

## HUAWEI



#### there is always more to do

- tags with design scope could be added to tag files
  - if editor could identify scope it would allow more accurate tagging
- exuberant ctags information could be added to tag files
  - for use with plug ins
- tcl script could easily be converted to C
  - would improve performance

SNUG 2017 25

### That's Fantastic... But Where Can I Get It?





pssst... looking for a cheap app?

Synopsys VC Apps are freely exchanged via the:

VC Apps Exchange www.vc-apps.org

Look for a script called:

tags.tcl







## **Thank You**



## Appendix I

#### a vi tag database





- identifier, file name and line number
- paths are absolute
- emacs format is more complex

```
1 i_in sv_test_top.v 3
2 i_in sv_test_top.v 3
3 o_out sv_test_top.v 4
4 o_out sv_test_top.v 4
5 sv_test_top sv_test_top.v 1
```

```
1 module sv_test_top
2  (
3    input logic
4    output logic
5  );
6
7   assign o_out = i_in;
8
9 endmodule
```

i\_in, o\_out

## Appendix II



#### multiple matches in tag database

- Multiple tags may exist in code
- There will be multiple matching tags
- Editor will present user with options

```
package A;
   logic
                                             dat:
   endpackage
   package B;
   logic
                                             dat:
   endpackage
   module sv test top
11
       input logic
                                             i in,
12
       output logic
                                             o out
13
     );
14
15
     assign o out = A::dat;
17 endmodule
```

```
# pri kind tag
                               file
  1 F C
                              /data/PTG/d904686/sv test/ip ...rtl/sv test/src/sv test top.v
  2 F C
            dat
                               /data/PTG/d904686/sv_test/ip_...rtl/sv_test/src/sv_test_top.v
Type number and <Enter> (empty cancels):
```

**SNUG 2017** 

## **Appendix III**

## HUAWE



identifier selection in tags.tcl

How identifiers are chosen in the script:

```
# Bind all objects to be added to the tag list to the generic callback function
160
161
      # 'npiCb'. This call back will add all tags for these objects.
162
163
      ::npi L1::npi hier tree trv register cb "npiArrayNet"
                                                                   "npiCb" "cbList"
      ::npi L1::npi hier tree trv register cb "npiArrayTypespec"
164
                                                                   "npiCb" "cbList"
165
      ::npi L1::npi hier tree trv register cb "npiArrayVar"
                                                                   "npiCb" "cbList"
166
167
168
                       [snip]
169
170
      ::npi L1::npi hier tree trv ""
171
      ::npi L1::npi hier tree trv reset cb
172
173
```

SNUG 2017

## **Appendix IV**

## HUAWE



running the script

From the command line:

verdi –nogui –nologo –q –f design.f –play tags.tcl > /dev/null

or from within Verdi:

