



# Sub-cycle Functional Timing Verification using SystemVerilog Assertions

Anders Nordstrom andersn@verilab.com
Verilab Inc.

#### Agenda

Anders Nordstrom

- System Under Verification
- Verification Problem
- Verification Approaches
- Assertions in OVM
- Assertions for Functional Timing Verification
- Examples
- Conclusions

**Recommendations: Shown throughout the presentation** 




# **System Under Verification**



Anders Nordstrom

- Standard Dual In-line Memory Module (DIMM)
  - Equal track lengths for data
  - Address to every chip







#### System Under Verification



Anders Nordstrom

- Register PLL Dual In-line Memory Module (RDIMM)
  - Different track lengths for data
  - DUT is RPLL like device






 $c \approx 300,000$ km/s

c ≈ 3cm/100ps



#### **DUT**

Anders Nordstrom




Nordstrom



#### **Verification Problem**



- Make sure DQ0 and DQ31 are aligned
- Insert delay in DUT to align them
- Problem: CK to DQ is set (tPDM)






#### Verification Problem cont.



Anders Nordstrom

- Must take PVT variations into account
- DLL adds fixed delay
- Compensates for delay variations





#### Verification Approaches



- Problem: Vary PVT delay Ensure programmed tPDM is maintained
- Extend OVM Environment
  - Already generating DDR3 transactions
  - Time stamps on transactions
  - Transaction timing, not signal timing
- Verilog Timing Checks
- SystemVerilog Assertions

#### Verification Approaches cont.



Anders Nordstrom

- Verilog Timing Checks
  - \$setup(), \$hold(), \$width()
  - Inside specify block
  - Variable is specparam

```
    Error message not customizable signal_width_check c_glitch (phy_clk); module signal_width_check (input wire signal2check);
    Most specify specparam min_width = 1250; specparam min_width = 1250; $width(posedge signal2check, min_width);
```

```
Warning! Timing violation

$width( negedge signal2check:73511332340 FS, : 73512580250 FS, 1260 : 1260 PS );

File: /home/andersn/phy_assert.sv, line = 576

Scope: harness.top.core.ddr_phy.phy_assert.c_glitch Time: 73512580250 FS
```



# Adding Assertions to an OVM Environment



- Where should assertions be located?
- How do you access signals in other modules?
- How do you exclude some or all assertions?
- How do you use configuration data?



#### **Location of Assertions**



Anders Nordstrom

- Assertions verify:
  - DUT I/O Relationships
  - Internal Signal Behaviors
- Inside DUT or Verification Environment?
- Protocol assertions often in respective Interface
- Interfaces can bind to interfaces or modules

Recommendation 1: Put assertions inside interfaces in separate files



#### **Cross Module References**



Nordstrom

- Accessing signals outside module bound to
- Hierarchical connection in bind

```
bind ddr_phy ddr_assert my_assert (.c_hclk (ckgen_inst.c_hclk), .*);
interface ddr_assert (input c_hclk,
input rst_n);
```

Direct Hierarchical name access

```
`define OFFSET_REG harness.card_inst.dut_inst.inst_core.inst_phy.reg_inst interface ddr_assert (input c_hclk, input [1:0] rc10, input [7:0] ckq_off, ckdb_off);

always @(*)
    case (rc10[1:0])
    2'b00: begin //DDR800
    ckq_off = `OFFSET_REG.c_reg_ckq_off;
    ckdb_off = `OFFSET_REG.c_phy_ckdb_off;
```



#### **Excluding Assertions**

verilab::

Anders Nordstrom

"-assert disable" compile option

```
assert($cast(this.my_parent, get_parent() ))
```

- j. Recommendation 3: Use assertion ck DUT signals only
- `ifdef around bind OVM\_ERROR @ 0.000 hs: re sigo high or low period too s

  OVM\_ERROR @ 0.000 hs: re Sigo high or low period too s

  OVM\_ERROR @ 0.000 hs: re Sigo high or low period too s

  OVM\_ERROR @ 0.000 hs: re Sigo high or low period too s

Recommendation 4: Use `ifdef arcand and interface

SystemVerilog assertion control tasks

Recommendation 5: Use \$assertoff() to turn off assertions for specific testcases



#### **Configuration Information**



- DDR3 Interface: 4 speeds, 2 voltages
- Test environment write RC10 register at startup
- Option1: Use register values in assertions

```
bind phy ddr_assert my_assert(.rc10(reg_inst.rc10), .*);

interface ddr_assert(input [1:0] rc10);
time sim_period;
always @(*)
    case(rc10[1:0])
    2'b00: sim_period = 2500ps; //DDR3-800
```

- Assertion check and DUT in sync
- If DUT programming fails assertion may not fail



# Configuration Information cont.



Option2: Use configuration in test environment

```
class timing_cfg extends ovm_transaction;
rand int sim_period;
...
constraint sim_period_cons {
          (speed == DDR_800) -> sim_period == 2500;
          (speed == DDR_1066) -> sim_period == 1876;
          (speed == DDR_1333) -> sim_period == 1501;
          (speed == DDR_1600) -> sim_period == 1250;
    }
...
function void post_randomize();
    harness.card_inst.top.inst_core.inst_phy.my_assert.sim_period = this.sim_period;
endfunction: post_randomize
```

Ensures that assertion checks test intention

Recommendation 6: Use environment configs instead of DUT registers



# Assertions for Functional Timing Verification


verilab::

Anders Nordstrom

Why is this a problem?

No Reference Clock

a\_example: assert property (@(posedge clk) !(GntA && !ReqA))



Sampled in preponed region

Un-even Simulator Support

Jitter on signals




# **Sampling Point**

verilab::

Anders Nordstrom

 Requirement: "mux inputs to DLL are low immediately following mux select change"



a\_mux\_sel: assert property (@(mux\_sel) (sigo\_0==0 && sigo\_1==0));



Immediate assertion:

```
always @(mux_sel)
a_mux_sel: assert (sigo_0==0 && sigo_1==0);
```






# Signal Jitter Impact



Anders Nordstrom

Requirement: A high pulse on DQSEN must be 3 clock cycles long



Assertion has clock, but jitter on DQSEN leads to:

\$rose(DQSEN) |=> DQSEN[\*2]);


- false pass
- false failures



# Signal Jitter Impact cont.



- E.g. 2.5ns clock, 100ps jitter -> 7.4ns 7.6ns OK
- Incorrectly fail DQSEN\_short
- Incorrectly pass DQSEN\_long



Need to measure length of DQSEN pulse



# Signal Jitter Impact cont.



Anders Nordstrom

```
parameter dqsen_length = 7500ps;
parameter dqsen_jitter = 100ps;
always @(posedge DQSEN) dqsen_postime = $time;
always @(negedge DQSEN) dqsen_negtime = $time;
sequence dqsen_length_seq;
 @(posedge DQSEN) 1:
endsequence
a dgsen length:
assert property (@(dgsen_length_seg) disable iff(!reset_b)
          (dgsen postime - dgsen negtime) >
          (dqsen_length - dqsen_jitter) &&
          (dqsen_postime - dqsen_negtime) <
          (dqsen_length + dqsen_jitter));
```

Recommendation 7: Measure signal transition times instead of using a clock if jitter is modeled.



#### **Incorrect Error Messages**



Anders Nordstrom

Requirement: Time for CLK to ODT change < ck2db\_max</li>

Example of assertion error message:

```
OVM_ERROR @ 74652.923 ns: reporter [ddr_assert]
ODT_delay (1.048 ns) is longer than ck2db_max (1.109 ns)
```










#### Incorrect Error Messages cont.



Anders Nordstrom



- Assertion checks preponed value (1250) and fails
- \$psprint shows current value (1048) after change

```
else ovm_report_error("ddr_assert",

$psprintf("ODT_delay (%t) is longer than ck2db_max (%t)",

$sampled(ODT_delay), ck2db_max));
```

Recommendation 8: Use \$sampled() to display the correct value in error messages, when the value checked is the same as the assertion trigger



#### Simulator Support



- Requirement: No glitch < ¾ of clock period on DLL output allowed
- Multiple clock property

```
property p_no_glitch (start_event, end_event, min_delay);
time start_time;

@(start_event) (1, start_time = $time()) |=>
@(end_event) (($time - start_time) > min_delay);
endproperty

a_no_glitch: assert property (p_no_glitch(posedge sigo, negedge sigo, 100)
```

- Doesn't work reliably in all simulators
- Combination of multiple clocking events and \$time in property sometimes cause false failures



#### Simulator Support cont.



Nordstrom

Calculate pulse width using \$time outside assertion

**Recommendation 9: Avoid using \$time directly inside assertions** 




#### **Clock Jitter Impact**



Anders Nordstrom

 Requirement: Input clock (CK) to output clock (Y0) programmable offset tSTAOFF should be stable over PVT variations



Nordstrom



#### Clock Jitter Impact cont.

```
Verilab::
Anders
```

- Jitter on Y0, need to compare to range [ck2y\_min : ck2y\_max]
  - ck2y\_min = ck2y allowed\_jitter
  - ck2y\_max = ck2y + allowed\_jitter

OVM\_ERROR @ 236415.407 ns: reporter [SVA phy\_assert] tSTAOFF (0.000 ns) is not between ck2y\_min (1.793 ns) and ck2y\_max (1.913 ns)

Anders Nordstrom

- Clocks in Phase not considered
  - Fails for tSTAOFF == 0


- Jitter may cause order of edges to move
- Need to consider two cases:
  - Programmed offset greater than jitter (ck2y > jitter)
  - Programmed offset less than jitter (ck2y < jitter)</li>



verilab::

Anders Nordstrom

Case 1: Programmed offset > allowed jitter



Y0 edge between A and B





Anders Nordstrom

- Example: clock period == 1875ps, ck2y == 1853ps, allowed jitter == 60ps ck2y\_min == 1793ps, ck2y\_max == 1913ps
- tSTAOFF == 1800ps
  - **1800 > 1793 && 1800 < 1913**

greater than clock period


Nordstrom



#### Clock Jitter Impact cont.

Verilab::
Anders

Case 2: Programmed offset < allowed jitter</li>



Y0 edge between 0 and B or A and clock period





Anders Nordstrom

- Example: clock period == 1875ps, ck2y == 50ps allowed jitter == 60ps ck2y\_min == -10ps, ck2y\_max == 110ps
- tSTAOFF == 70ps
  - -70 >= 0 && 70 < 110

Y0 edge before CLK edge



#### Conclusions



- SVA successfully used to verify DDR3 functional timing
- Found bugs missed in OVM only simulations
- Several issues encountered
  - Integrating with OVM
  - SVA behavior
  - DUT behavior e.g. jitter
- 10 recommendations developed



#### Recommendations

verilab::

Anders Nordstrom

- 1: Put assertions inside interfaces in separate files
- 2: Connect all signals explicitly in bind statement, if not connected by .\*
- 3: Use assertions to check DUT signals only
- 4: Use 'ifdef around bind and interface
- 5: Use \$assertoff() to turn off assertions for specific testcases
- 6: Use environment configs instead of DUT registers
- 7: Measure signal transition times instead of using a clock if jitter is modeled.
- 8: Use \$sampled() to display the correct value in error messages, when the value checked is the same as the assertion trigger
- 9: Avoid using \$time directly inside assertions
- 10: Consider all cases of clock phases with jitter separate assertions