



Another Take on Writing Reusable Testbench Code

A Generic UVM Agent with Fine-grain Command-line Configuration

Nikhil Kikkeri and Daniel Wei Oracle Inc.

March 30, 2016 SNUG Silicon Valley







Agenda

Problem Description

Developing the Generic UVM Agent

Example Protocols using the Generic UVM Agent

Summary

Q & A





Problem Description



Challenges of DV Engineering ○RACLE




- Tight schedule, late features, and changing specifications
- Explore various technologies (emulation, FPGA, formal, etc.)
 - Running simulations still main method of verification
- Explore methods of minimizing effort to bring up a testbench
 - Use standard base-class libraries, e.g., UVM
 - Devise/streamline project methodology

Modern Devices-Under-Test







Usual Verification Approach





- For every unit-level testbench in modern DUT a DV engineer must:
 - Write agents (driver, monitor, sequencer), environment
 - Virtual sequences, virtual sequencers
 - Hookup of testbench with design
- Consequently every testbench requires:
 - Different monitors and drivers
 - Different sequence classes
 - Separate hookup between testbench and DUT


Typical UVM Bench Structure ORACLE



Run-time configuration

each uvm component has a corresponding configuration object passed down through uvm config db


Agt0



Generic UVM Agent







Areas for Improvement





Observations

Monitors and Drivers connect TB and DUT



TB only needs to understand DUT from a transactional level



Objectives

- Need not be aware of underlying protocol
- Reusable if written in a protocol-agnostic fashion
- Signals organized and hooked up in a way to facilitate generic drive/sample
- Focus more time on writing sequences and closing functional coverage





Developing the Generic UVM Agent



Objectives





- Write a reusable UVM Agent
 - Protocol-agnostic Driver and Monitor
 - Generic virtual interface between specific DUT signals and protocol agnostic representations
- Provide transactional hooks to provide a bridge between specific attributes of a transaction and protocol-agnostic vector representations



Hookup DUT and Bench





Categorize DUT Signals Into "Data" and "Control"

```
DUT:
                                Interface:
module memory controller (
                               interface PortIntf
  input clk,
                               #(PACKET WIDTH=144, CONTROL WIDTH=4)
  input rdWr,
  input addrDataPhase,
                                  input bit clk,
  input [63:0] dataIn,
                                  inout wire [PACKET WIDTH-1:0] data,
  input advalid,
                                  inout wire [CONTROL WIDTH-1:0] ctrl
endmodule
                               endinterface: PortIntf
            PortIntf # (65,1)
              reqIntf (.clk (clk), .ctrl (mcu.advalid),
                        .data({mcu.rdWr,
                               mcu.addrDataPhase,
                               mcu.dataIn}));
SNUG 2016
```

Port Interface





Use a BFM class – [David Rich, DVCon 2008]

```
interface PortIntf #(
  int DATA WIDTH = `V MAX DATA SIZE,
  int CTRL WIDTH = `V MAX CTRL SIZE)
  (input bit clk,
  inout wire [DATA WIDTH-1:0] data,
  inout wire [CTRL WIDTH-1:0] ctrl);
  //clocking blocks...
  class ActualIntfClass
     extends AbstractIntfClass;
  endclass: ActualIntfClass
  ActualIntfClass intfInst = new("intf");
endinterface: PortIntf
```

Abstract Interface Class



widest size to work



Virtual class defines calls to be used for all actual interface implementations

Tasks to drive and sample values on DUT interface

```
for all interfaces
extends uvm object;
                                           Driver and monitor do
  pure virtual task drive(
                                           not need to be
    logic [`V MAX DATA SIZE-1:0] data,
                                           parameterized to
    logic [`V MAX CTRL SIZE-1:0] ctrl
                                          different signal widths
  pure virtual task monitor(
    ref logic ['V MAX DATA SIZE-1:0] data,
    ref logic ['V MAX CTRL SIZE-1:0] ctrl
  pure virtual task wait cycle(int cycles);
  pure virtual task driveIdle();
```

virtual class AbstractIntfClass

pure virtual task driveX();

endclass: AbstractIntfClass

Interface Implementation





Define Generic BFM Tasks

```
class ActualIntfClass extends AbstractIntfClass;
  task drive( logic ['V MAX DATA SIZE-1:0] data,
                logic [`V MAX CTRL SIZE-1:0] ctrl);
    driverCB.ctrl <= ctrl;</pre>
                                     Drive task drives
    driverCB.data <= data;</pre>
    @ (driverCB);
                                     data and ctrl
    driverCB.ctrl <= 0;</pre>
                                     through clocking
    driverCB.data <= 0;</pre>
                                     block
  endtask
  task monitor (ref logic ['V MAX DATA SIZE-1:0] data,
                  ref logic ['V MAX CTRL SIZE-1:0] ctrl);
     wait(|(monitorCB.ctrl) == 1'b1);
     data = monitorCB.data;
                                      Sampling task waits
     ctrl = monitorCB.ctrl;
                                      on an "or" of the ctrl
  endtask
                                      signals
endclass: ActualIntfClass
```

Transaction Base Class





Pack and Unpack functions

- Must be implemented
- Used by driver and monitor

```
pure virtual function void bitsPackCtrl(
```

ref logic[`V MAX DATA SIZE-1:0] data);

```
ref logic[`V_MAX_CTRL_SIZE-1:0] ctrl);
```

```
pure virtual function void bitsUnPackData(
  logic [`V_MAX_DATA_SIZE-1:0] data);
```

```
pure virtual function void bitsUnPackCtrl(
  logic [`V_MAX_CTRL_SIZE-1:0] ctrl);
```

endclass: PacketBase

Transaction Packet divided into:

- ctrl signals required for sampling
- data restof signals

An Actual Transaction





Map Packet Specific Attributes to Generic Vectors

```
class ReqPacket extends PacketBase;
                                                      Unpacked attributes are
  `uvm object utils(ReqPacket)
                                    New packet
                                                      packed to data and
 bit valid;
                                     definition
                                                      control variables
  bit rdWr;
                                     extends the
                                                      Similar implementation
  bit[63:0] data;
                                     base class
                                                      for packed to unpacked
  bit cmd;
  . . .
  function void bitsPackData(ref logic[`V MAX DATA SIZE-1:0] data);
    data = {rdWr, data};
  endfunction
  function void bitsPackCtrl(ref logic[`V MAX CTRL SIZE-1:0] ctrl);
    ctrl = valid;
  endfunction
```

Driver





Reduce to Generic Single-Cycle Drive

```
class PortDriver #(type T=PacketBase) extends uvm driver#(T);
  protected PortAgentConfigInfo Cfg;
  logic [`V MAX DATA SIZE-1:0] data;
  logic [`V MAX CTRL SIZE-1:0] ctrl;
  task run phase (uvm phase phase);
    T trans;
    seq item port.get next item(trans);
    trans.bitsPackData(data);
    trans.bitsPackCtrl(ctrl);
    Cfg.absIntf.wait cycle(trans.PktDelay);
    Cfg.absIntf.drive(data, ctrl);
  endtask:run phase
endclass: PortDriver
```

Driver packs data and ctrl signals

Driver calls the virtual interface drive task through handle

Monitor





Reduce to Generic Single-Cycle Sample

```
class PortMonitor #(type T=PacketBase) extends uvm monitor;
  protected PortAgentConfigInfo Cfg;
  logic [`V MAX DATA SIZE-1:0] data;
  logic [`V MAX CTRL SIZE-1:0] ctrl;
  task run phase (uvm phase phase);
     T samplePkt;
     forever begin
       Cfg.absIntf.wait cycle(1);
       Cfg.absIntf.monitor(data, ctrl);
       samplePkt = T::type id::...;
       samplePkt.bitsUnPackCtrl(ctrl);
       samplePkt.bitsUnPackData(data);
       //Write to Analysis port
     end
  endtask
endclass: PortMonitor
```

Monitor calls the virtual interface monitor task

Monitor unpacks data and ctrl signals

Final Generic PortAgent





```
class PortAgent #(type T=PacketBase ) extends uvm agent;
  PortAgentConfigInfo Cfg;
  `uvm component param utils begin(PortAgent#(T))
     `uvm field object(Cfg, UVM DEFAULT)
  `uvm component utils end
   PortDriver #(T) Driver;
   PortMonitor #(T) Monitor;
                                       transaction type
   uvm sequencer #(T) Sequencer;
```

Parameterized to specific

Create Agent Instances





Pass Virtual Interfaces To Agent Configuration Objects

```
class Env extends uvm env;
  `uvm component utils(Env)
  PortAgent #(ReqPacket)
                          reqAgt;
  PortAgent #(RespPacket) respAgt;
  virtual PortIntf #(65,1) input if;
  virtual PortIntf #(64,1) output if;
  function void build phase(uvm phase phase);
    Cfg.req.absIntf = input if.getIntfInst();
    Cfg.resp.absIntf = output if.getIntfInst();
```

Passing abstract interface object handle

endfunction endclass

Configuration objects are passed down from env to sub-blocks through uvm_config_db

Create Interfaces in TB Top





```
module tb top;
  import uvm pkg::*;
  memory controller mcu(.clk(clk),
                          .rdWr(),
                           .advalid(),
                           .dvalid(),
                                              Bit-splicing is used to
                          .dataOut(),
                                              combine signals to ctrl
                           .dataIn());
                                              and data groups
  PortIntf #(65,1) reqIntf (.clk (clk),
                               .ctrl (mcu.advalid),
                               .data ({mcu.rdWr,mcu.dataIn}));
  initial begin
    //add interfaces to uvm config db
```

Interfaces pushed to uvm config db

end

endmodule: tb top





Example Protocols using the Generic UVM Agent



Implementation Steps






- Instantiate
 - Generic port interfaces
 - Identify and categorize "data" and "control" signals and connect them as appropriate
 - Generic port agents parameterized to transaction type
- Pass abstract interface to agent in Env
- Create packet definitions
 - Implement pack/unpack functions
 - Identify transaction attributes and categorize them as "data" and "control"
- Write sequences

Simple Multi-Cycle Protocol







Create Request Packet 1/2





```
class ReqPacket extends PacketBase;
 Fill in pack
                                                 and unpack
 bit addrDataPhase;//Address or Data Phase
 rand bit[15:0] addr;
                                                 functions
 rand bit[63:0] wr data;
 rand COMMAND e cmd;
 function void bitsPackData(ref logic[`V MAX PACKET SIZE-1:0] data);
   if (addrDataPhase)
     data = {rdWr,addrDataPhase,48'h0,addr};
   else
     data = {rdWr,addrDataPhase,this.wr data};
 endfunction
 function void bitsPackCtrl(ref logic[`V MAX CTRL SIZE-1:0] ctrl);
   ctrl = advalid;
```

endfunction

Create Request Packet 2/2





```
function void bitsUnPackData(logic [`V MAX PACKET SIZE-1:0] data);
    rdWr = data[65];
    addrDataPhase = data[64];
     if( addrDataPhase == 1'b1)
       addr = data[15:0];
     else
       wr data = data[63:0];
    if({rdWr,addrDataPhase} == 2'b01)
      cmd = READ;
    if({rdWr,addrDataPhase} == 2'b11)
      cmd = WRITE;
  endfunction
  function void bitsUnPackCtrl(logic [`V MAX CTRL SIZE-1:0] ctrl);
     advalid = ctrl;
  endfunction
endclass
```

Read Sequence





class ReadSequence extends uvm_sequence #(ReqPacket);

```
task body();
                                                     Read Request
  `uvm create(req);
                                  Consumes 1
  start item(req);
                                               CLK
                                  cycle
  req.randomize();
                                            ADVALID
  req.rdWr = 1'b0;
                                             RDWR
  req.advalid = 1'b1;
  req.addrDataPhase = 1'b1;
                                      ADDRDATAPHASE
  req.cmd = READ;
                                          ADDR[15:0]/
                                          DATAIN[63:0]
  finish item(req);
endtask
```

endclass: ReadSequence

Also works

with `uvm do

Write Sequence





class WriteSequence extends uvm_sequence #(ReqPacket);
 task body();

Also works with `uvm_do

```
`uvm create(req);
req.randomize();
                                                      Write Request
start item(req);
req.advalid = 1'b1;
req.cmd = WRITE;
                                            ADVALID
req.addrDataPhase = 1'b1;
                                             RDWR
req.addr = 16'h1234;
                                      ADDRDATAPHASE
req.rdWr = 1'b1;
finish item(req);
                                          ADDR[15:0]/
                                          DATAIN[63:0]
`uvm create(req);
start item(req);
                                                     1st Cycle 2nd Cycle
req.advalid = 1'b1;
req.addrDataPhase = 1'b0;
req.wr data = 64'h1234 5678 9abc def0;
finish item(req);
```

endtask

endclass: WriteSequence


Another Multi-cycle Protocol





Concurrent requests and write data cycles

- One cycle read request
 - Address with rd_vld bit held high
- One cycle read response
- Two cycle write request
 - Address with wr_vld high
 - Data sent 1 cycle later with data_vld
- Read and write requests can interleave



MemPacket Class 1/2





```
class MemPacket extends PacketBase;
  enum {IDLE,READ,WRITE} type e;
  rand bit [63:0] wr data;
  rand bit [15:0] address; 🖵 data
 bit wr vld=1'b0;
 bit rd vld=1'b0;
                              control
 bit wr data vld=1'b0;
  rand type e trans type;
  constraint c wr data zero for reads {
    (trans type == READ) -> (wr data == 0);
  constraint c idle packet {
    (trans type == IDLE) -> ({wr data,address} == 0);
```

MemPacket Class 2/2



```
function void bitsPackData(ref logic[`V MAX DATA SIZE-1:0] data);
    data = {wr data,address}
 endfunction: bitsPackData
 function void bitsPackControl(ref logic[`V MAX CONTROL SIZE-1:0 ctrl);
    ctrl = {wr data vld,wr vld,rd vld};
 endfunction: bitsPackControl
 function void bitsUnPackData(logic [`V MAX PACKET SIZE-1:0] data);
    {wr data,address} = data;
 endfunction
 function void bitsUnPackCtrl(logic [`V MAX CTRL SIZE-1:0] ctrl);
    {wr data vld,wr vld,rd vld} = ctrl;
 endfunction
endclass
```

Sequence Class 1/2





```
clk
   class Sequence extends uvm sequence;
                                                rd vld
     MemPacket WriteDataQueue[$];
                                                wr vld
     MemPacket req;
                                                addr[15:0]
                                                           A2
                                                                A1
                                                                      A0
                                                wr_data_vld
      task body();
                                                wr_data[63:0]
                                                                      WD
        do begin
                                                rd_resp_vld
           req.randomize(); end
                                                rd resp data[63:0]
                                                                RD
           case(req.trans type)
1 cycle
             MemPacket::READ: req.rd vld = 1'b1
read
             MemPacket::WRITE: begin
               MemPacket cpy = MemPacket::type id::create("copy");
                cpy.copy(req); //deep copy
                WriteDataQueue.push back(cpy);
                                                          Set the packet
1<sup>st</sup> cycle
                req.wr vld = 1'b1;
                                                          attributes based on
of write
             end
                                                         request type
           endcase
```

Sequence Class 2/2





```
if(((req.trans type != MemPacket::WRITE) && WriteDataQueue.size) ||
      ((req.trans type == MemPacket::WRITE) && (WriteDataQueue.size > 1)))
   begin
     req.wr data = WriteDataQueue[0].wr data;
     req.wr data vld = 1'b1;
                                       clk
     WriteDataQueue.pop front;
   end
                                       rd vld
   finish item(req);
end while (i++ < 100 ||
                                       wr vld
            WriteDataQueue.size);
                                       addr[15:0]
                                                                    A0
endtask: body
                                       wr_data; vld
endclass: Sequence
                     Send write data in
                     next cycle. Can be
                                       wr_data[63:0]
                                                                    WD
                     sent concurrently
                     with a new request
                                          Increasing Time ---->
```





Summary



Conclusion





- Generic UVM Agent fits wide variety of use cases
 - Layered sequences featuring elaborate high-level transactions.
 - Single-cycle protocols are trivial to use with Generic Agent
 - Multi-cycle protocols are handled at sequence level
 - Currently used for 9 protocols and 13 interfaces on a single project
- Leverages an abstract BFM and a parameterized interface
- Difference only in packet definition and sequence writing
- Able to quickly connect testbench to Modern DUT
 - Focus on sequences
- Generic UVM Agent is extendable

More In The Paper





- Fine-grain Command-line configuration
 - Enhanced Wrapper class using UVM command-line processor and UVM string matching functions
 - Ability to quickly set several knobs
 - Ability to set a knob on per-instance level

Acknowledgements





- Our co-authors
 - Anirban Bhattacharjee, Krishna S. Gudlavaletti, Hui Shi and Sandra Shih
- Our SNUG 2016 reviewers
 - John Dickol, Jean Fong, Benjamin Ting, Sumit Vishwakarma
- Our managers, and legal team
 - Suzie Padwal, Madhumita Bhattacharya, Lata Jindal, Pamela Parrish, Janaki Seetharaman, Gary Peterson, Rodrigo Liang
 - Charles T. Cheng, Johanna Sistek, Rick Weber
- Our colleagues
- Our families

Copyright Notice





 All derivative work in the Presentation and Paper is protected by Copyright.

Copyright © 2016, Oracle and/or its affiliates. All Rights Reserved.





Thank You







Q & A

