

Dynamically Configured Java Based Register Windows For Efficient Simulation Debug

Dan Helm
ARM Inc.

September 23, Year 2014
SNUG Austin

Agenda

Introduction

Verdi Register Window

Novas Programming Interface

Dynamic Register GUI

Conclusions


Introduction



- *Dynamically Configured Java Based Register Windows For Efficient Simulation Debug*
- Configurable Systems
- Consistent Debug View
 - Active Debugger
 - Logs
 - Wave Dumps
 - Verdi Register Windows


Verdi Register Window

nWave Window



Verdi Register Window

nWave Window



Fetch Interfaces for two CPUs going to a larger cache

No relationship information shown

Verdi Register Window



<Novas:nRegister:3> Register Window

File Edit Options Help

Push Button By: 430,000 x 1ps

CPU0	Vld	Type	Addr	Attr	Size	CPU1	Vld	Type	Addr	Attr	Size
LS Rd	0	ReadClean	000000000000	S0	1B	LS Rd	0	ReadClean	000000000000	S0	1B
LS Wr	0	Evict	ZZZZZZZZZZZZ	Z	1B	LS Wr	0	Evict	ZZZZZZZZZZZZ	Z	1B
IF Rd	1		000f1c27dfe8	2		IF Rd	1		10000b80c508	2	
TL Rd						TL Rd					
Arb Rd	0	XX	XXXXXXXXXXXX	X		Arb Rd	0	XX	XXXXXXXXXXXX	X	
Arb Wr	0	X	XXXXXXXXXXXX	X		Arb Wr	0	X	XXXXXXXXXXXX	X	

	Vld	Tag	Bank	Type	Addr	Attr		Vld	Tag	Bank	Type	Addr
S0	0	None		ReadClean	000000000000	S0	S0	0	None		ReadClean	000000000000
S1	0	None		0XX	XXXXXXXXXXXX	X	S1	0	None		0XX	XXXXXXXXXXXX
S2	0	None		0x0	XXXXXXXXXXXX	X	S2	0	None		0x0	XXXXXXXXXXXX
S3	0	None		0xX	XXXXXXXXXXXX	NF	S3	0	None		0xX	XXXXXXXXXXXX
S4	0	None		0XX	XXXXXXXXXXXX	NF	S4	0	None		0XX	XXXXXXXXXXXX
S5	0	None		0xX	XXXXXXXXXXXX	NF	S5	0	None		0xX	XXXXXXXXXXXX
S6	0	None		0XX	XXXXXXXXXXXX	X	S6	0	None		0XX	XXXXXXXXXXXX
S7	0	None		0XX	XXXXXXXXXXXX	X	S7	0	None		0XX	XXXXXXXXXXXX
S8	0	None		0XX	000000000000	X	S8	0	None		0XX	000000000000

Verdi Register Window

Interfaces to cache for two CPUs

The screenshot shows the Verdi Register Window with two CPU registers (CPU0 and CPU1) and their associated cache interfaces. The window is titled "<Novas:nRegister:3> Register Window". The top toolbar includes a "Push Button" and a "By:" field set to "430,000 x 1ps".

The main display area is divided into two sections, one for CPU0 and one for CPU1. Each section contains a table of registers and their attributes. The registers are grouped into two categories: "Interfaces to cache for two CPUs" (indicated by white ovals) and "Pipeline information for two banks" (indicated by a white oval at the bottom).

CPU0 Register Table:

CPU0	Vld	Type	Addr	Attr	Size
LS Rd	0	ReadClean	000000000000	S0	1B
LS Wr	0	Evict	ZZZZZZZZZZZZ	Z	1B
IF Rd	1		000f1c27dfe8	2	
TLW Rd					
Arb Rd	0	XX	XXXXXXXXXXXX	X	
Arb Wr	0	X	XXXXXXXXXXXX	X	

CPU1 Register Table:

CPU1	Vld	Type	Addr	Attr	Size
LS Rd	0	ReadClean	000000000000	S0	1B
LS Wr	0	Evict	ZZZZZZZZZZZZ	Z	1B
IF Rd	1		10000b80c508	2	
TLW Rd					
Arb Rd	0	XX	XXXXXXXXXXXX	X	
Arb Wr	0	X	XXXXXXXXXXXX	X	

Pipeline Information Table:


Tag	Bank	Vld	Sel	Type	Addr	Attr
S0		0	None	ReadClean	000000000000	S0
S1		0	None	0XX	XXXXXXXXXXXX	X
S2		0	None	0x0	XXXXXXXXXXXX	X
S3		0	None	0xX	XXXXXXXXXXXX	NF
S4		0	None	0XX	XXXXXXXXXXXX	NF
S5		0	None	0xX	XXXXXXXXXXXX	NF
S6		0	None	0XX	XXXXXXXXXXXX	X
S7		0	None	0XX	XXXXXXXXXXXX	X
S8		0	None	0XX	000000000000	X

Pipeline information for two banks


Verdi Register Window

nRegister Limitations


- No Multiple Instantiations
- File Management
- Limited Graphical Options
- Single data source




IssueQ for Execution Block



4 IssueQs



16 IssueQs



64 IssueQs

NPI


Novas Programming Interface



- Group of Tcl and C APIs to manipulate FSDBs and Verdi
- Functionality
 - Retrieve data values
 - Traverse Design
 - Traverse Time
 - Manipulate Verdi Windows
 - See Verdi Window Changes


Dynamic Register GUI

ARM®




Dynamic Register GUI

General Setup



Dynamic Register GUI

Program Flow




Dynamic Register GUI

Top Level

ARM®



JDesktopPane




Opens JFrame containing unit information

InternalFrames can be displayed here, they stay within the JDesktopPane


Dynamic Register GUI

Vs Register Window Looks



CPU0 are in a
tabbedPane

Beauty takes time




Dynamic Register GUI

Configuration



- Configuration
 - Command Line
 - Configuration Files
 - Logical Self Exploration



Conclusions

Register Window

- Pros
 - Simple To Use
 - Single System for Debug with a wave dump
- Cons
 - Poor reuse
 - Limited graphical options
 - File management issues for large projects

Conclusions

Dynamic Register GUI

- Pros
 - Reuse
 - GUI population from multiple sources
 - Dynamically configurable
 - Limited only by engineer's imagination and time
- Cons
 - Complex
 - Most RTL designers/engineers have limited GUI Experience
 - Multiple languages
 - Multiple places need to be edited



Dynamic Register GUI

Conclusion – Is it worth the work?

ARM®



- Small Project – Too much work
- Large Configurable Project
 - Increases efficiency
 - Consistent view



Questions?

ARM[®]



Thank You