



# Multi Processor SoC Debug with Verdi Hardware Software Debug Tool

A. Mark JesenskyAndy ShaAnalog Devices, Inc

March 23, 2015 SNUG Silicon Valley





# Agenda

Brief review of SoC debug methods – Traditional method

Brief review of SoC debug methods – Verdi HW/SW Debug

Multicore implementation

Debug cases

Feature requests

Conclusions




# **Brief Review of Debug Methods**

**Traditional Debug** 



# **SoC Traditional Code Debug**





# SoC Debug Files Single Core



Run log: Timestamps, debug messages

.elf/.out File:

C code, assembled core code, memory segments

Waveform file:
Internal signal
waves, timestamps

Debug/Trace File:

Core register and pipeline information, with timestamps

### SoC Debug Files



Multi Core

.elf/.out File n:

.elf/.out File2:


.elf/.out File1:

C code, assembled core code, memory segments

Run log:

Timestamps, debug messages

Waveform file: Internal signal waves, timestamps



# More Cores, More challenges




- SoCs have become a blend of reuse blocks, IP black boxes, and custom fabrics often coming from unrelated groups
- Complexity drives longer debug times
  - Have you ever heard of a more complex design with a lower debug time?
- Finding the right person for debug
  - Get all verification engineers experts on all aspects

Have one expert firefighting problems

## More cores, better solution



- Have the knowledgeable verification engineer do one setup of the project in a tool that multiple others can use
- Combine all of the debug files into one interface
- Automate as much of the cross referencing as possible
- More importantly, find a way to compress hours of test debug into minutes





# **Brief Review of Debug Methods**


Verdi HW/SW Debug Tool



# Verdi HW/SW Debug Tool




#### Combines all of these files into linked GUIs



# Verdi HW/SW Debug Tool GUI




#### Multi Core Debug in a single Eclipse GUI



# Verdi HW/SW Debug Tool GUI



Scope and Stepping - choosing a processor



# Debugging Hardware or Software



### Just like the movie The Matrix



#### Tackling software only:

- Lose hardware conflict info
- System reaction latencies
- External accesses unknown

#### Tackling hardware only:

- Hard to trace system setups
- No context of test
- Interrupt and branching difficulties



# You're destiny is to fail

# Debugging Hardware AND Software





#### The tool allows everyone to be a Neo:

- Step through the code execution, see hardware reactions
- Click hardware events and see the code that got you there

Go back to trace cause and effect in code or logic



# **Multicore Implementation**



## Implementation Overview



- .fsdb waveforms
  - Waveform data
  - References RTL source files
- Linker files
  - compiled assembly, memory segments
  - C source code
- Trace logs
  - Core internal states, registers
- Recorder Module
  - System Verilog in the testbench top level
  - References all files into the Verdi HW/SW interfaces

# Waveform, Trace Logs, Linker files



- Standard debug files commonly generated
- .fsdb waveforms
  - Dumpvars with "+all" "+parameter" switches



- Linker files
  - With debug info and source file paths



- Trace logs:
  - If ARM core, trace file code in dev. kit
  - If custom core, requires custom trace logs





- What is the Recorder Module?
  - System Verilog module to process the files and execution
  - Placed into the testbench top level
- Synopsys recorder modules exist for many 3<sup>rd</sup> party IP cores
  - Up and running in a day or two
- Custom core recorder modules can be developed with support from Synopsys
  - Up and running....depends on core/complexity



```
`include "verdiRecorderCore0.svp"
`include "verdiRecorderCore1.svp"
                                      16 lines of code!
module verdiHwswDebugTop;
Core0 cluster Core0 cluster();
Core1 cluster Core1 cluster();
   // FSDB dumper: change FSDB file name if needed.
    initial #0 $fsdbDumpvars(0,"verdiHwswDebuqTop","+all","+parameter");
`VERDI HWSW INIT TOP
endmodule // verdiHwswDebugTop
module Core0 cluster();
   verdiRecorderCore0 #(.clusterId(0), .cpuId(0), .traceFileName("dfile Core0.log"))
   cpu0(.cpuClock(1'b0));
endmodule
module Core1 cluster();
   verdiRecorderCore1 #(.clusterId(1), .cpuId(0), .traceFileName("dfile Core1.log"))
   cpu0(.cpuClock(1'b0));
endmodule
```



```
`include "verdiRecorderCore0.svp"
`include "verdiRecorderCore1.svp"
```

Include one recorder per core type

```
module verdiHwswDebugTop;

Core0_cluster Core0_cluster();

Core1_cluster Core1_cluster();

    // FSDB dumper: change FSDB file name if needed.
    initial #0
    $fsdbDumpvars(0,"verdiHwswDebugTop","+all","+parameter");

`VERDI_HWSW_INIT_TOP
endmodule // verdiHwswDebugTop
```



```
`include "verdiRecorderCore0.svp"
`include "verdiRecorderCore1.svp"
module verdiHwswDebugTop;
Core0 cluster Core0 cluster();
                                  Instantiate one per core in design
Core1 cluster Core1 cluster();
    // FSDB dumper: change FSDB file name if needed.
    initial #0
  $fsdbDumpvars(0,"verdiHwswDebugTop","+all","+parameter");
`VERDI HWSW INIT TOP
endmodule // verdiHwswDebugTop
```



```
`include "verdiRecorderCore0.svp"
`include "verdiRecorderCore1.svp"
module verdiHwswDebugTop;
Core0 cluster Core0 cluster();
                                   Waves the same as single core
Core1 cluster Core1 cluster();
    // FSDB dumper: change FSDB file name if needed.
    initial #0
  $fsdbDumpvars(0,"verdiHwswDebugTop","+all","+parameter");
endmodule // verdiHwswDebugTop
```



#### Define modules for each core

```
module Core0_cluster();
    verdiRecorderCore0 #(.clusterId(0), .cpuId(0),
    .traceFileName("dfile_Core0.log")) cpu0(.cpuClock(1'b0));
endmodule

module Core1_cluster();
    verdiRecorderCore1 #(.clusterId(1), .cpuId(0),
    .traceFileName("dfile_Core1.log")) cpu0(.cpuClock(1'b0));
endmodule
```

# Further Multicore Implementation



```
include "verdiRecorderCore0.svp"
                                     Include other core types
`include "verdiRecorderCore1.svp"
module verdiHwswDebugTop;
Core0 cluster Core0 cluster();
                                     Instantiate additional cores
Core1 cluster Core1 cluster();
   // FSDB dumper: change FSDB file name if needed.
   initial #0 $fsdbDumpvars(0,"verdiHwswDebuqTop","+all","+parameter");
VERDI HWSW INIT TOP
endmodule // verdiHwswDebugTop
                                      Define additional cores
module Core0 cluster();
   verdiRecorderCore0 #(.clusterId(0), .cpuId(0), .traceFileName("dfile Core0.log"))
   cpu0(.cpuClock(1'b0));
endmodule
module Core1 cluster();
   verdiRecorderCore1 #(.clusterId(1), .cpuId(0), .traceFileName("dfile Core1.log"))
   cpu0(.cpuClock(1'b0));
endmodule
```

# **Synopsys Detailed Implementation**



More detailed information on the field definitions pertaining to memory layouts and clocking are located in the Synopsys overview here:

http://www.synopsys.com/Tools/Verification/debug/Documents/verdi3-hw-sw-debug-ds.pdf



# **Debug Cases**



# Sample Debug Issues



- Issue #1: Memory Aliasing Issue
  - Tesbench based issue

- Issue #2: Handshaking protocol lockup
  - RTL logic issue
- Issue #3 : STAT bit miscompare
  - Compiler optimization issue



- The code for Core0 executes an output to some flags on the processor to track execution flow
- Core1 had some randomized local memory write/reads
- In the flow, the Core0 execution became corrupted
- A day was spent on this with traditional debug methods without any positive result

 Depending on additional code added for debug, the test would pass correctly, pass prematurely, or fail as before



- Using the Verdi HW/SW Debug Tool, Core0 was stepped through and the PC was monitored, but the test just ended on a fault
- The Verdi HW/SW Tool's message window was flagged with an unexpected memory location change, which detailed the time at which an address in the instruction memory was changing vs the Tool's memory model

GDB connection established on port 1024.

Warning-[HwSwDbgMemPred] @7077400fs: The value read at address 0x200f4d56 by core0\_cluster.cpu0 (=0xa5a5) is different from the last value written by the CPU to this address (=0x0041).

This could indicate a change of the memory not issued by a CPU, for example:

- a DMA writing to the memory.

- a change in a memory mapped HW register.


- a cache inconsistency.

Further warnings for this address will be suppressed.

 Using the Verdi waveform, an expression was added to the memory interface address pins to flag when this location was accessed. It happened more often than expected




One step before the offending memory access occurs.





One step after the offending memory access occurs.



# **Memory Aliasing Conclusion**



- After stepping through Core1 code, it did not show any access to that memory location, though a local memory access was occurring
- The waveform view showed the corrupted address was seen on the Core1 memory interface
- The address was traced back through the design to an aliasing offset register in Core1 that had been randomized without proper constraints, corrupting the Core0 program stack


Debug time using the tool was a little over an hour



- A handshaking protocol between Core0 and Core1 was locking up
- Simple test: send\_message, expect\_message
- Messages originally printed in the log file showed that traffic in both directions worked properly for a number of transactions and then the execution stalled




First step was to open the waveform in Verdi and click cursor in waveform at last interesting thing to happen






The stack tracing and C code of Core0 and Core1 are below, where both are locked up at the same register access for expect\_message()





We can see that the write signal never deasserts for Core0, while Core1 functioned as expected. We single stepped through the assembly to see where the Core0 write happens.



## **Mailbox lockup Conclusion**



- Core1 wrote it's data and then went to the expect wait state while the Core0 RTL fabric was waiting for arbitration from it's own write register access
- Stepping though the code, we could see where Core0 sent out the data and the bus was stalled without feedback to this RTL logic
- The subsequent "expect\_data" read caused the bus to lockup

Debug time from failing test to root cause around 2 hours

# Issue #3: STAT miscompare



- A test was running to timeout on Core0, and messages showed it was stuck in a status check loop
- The interesting note is that executing on Core1, the test passed (same code, same peripheral, etc)
- Based on this, first suspect was Core0 fabric logic

 Stepping into the loop with the Verdi HW/SW Debug Tool the status bit was observed being read out but it was not triggering the check


## Issue #3: STAT miscompare



```
21
                                       Boolean check bit
22@ void UARTO STAT IVSR() {
       MESSAGE (0xc003);
23
                                       defined
       uint32 t var0 = 0x0000
24
25
       uint32 t var1 = 0x0000
           bool cc0;
26
27
28
29
30
31
       cc0 = bittst(*pREG UART0 STAT, BITP UART STAT 0E);
       if(!cc0) goto UAR NEXT CHECK 1;
32
       *pPTR UARTO RXCORE DIS CHECK = 0x0001
33
       cc0 = bittst(*pREG UARTO IMSK, BITF
34
                                         STAT register read
       if(!cc0) goto UARTO NEXT CHECK 1;
35
36
                                         and bittst function
37
38
                                         call
39
```

## **Issue #3: STAT miscompare**





## **STAT** miscompare Conclusion



- Comparing to Core1 there were assembly differences for such a simple function
- Core1 could support 32bit boolean checks, while Core0 could only support 8bit boolean checks

```
Core<sub>0</sub>
                                                            Core1
100002da: 683b
                     ldr r3, [r7, #0]
                                           100004b2: 683b
                                                                 ldr r3, [r7, #0]
100002dc: 2201
                     movs r2, #1
                                           100004b4: f04f 0201 mov.w r2, #1
100002de: fa02 f303 lsl.w r3, r2, r3
                                           100004b8: fa02 f303 lsl.w r3, r2, r3
100002e2: b2da
                                           100004bc: 461a
                     uxtb r2, r3
                                                                 mov r2, r3
100002e4: 687b
                                           100004be: 687b
```

- The compiler "helpfully" truncated the data to 8 bits for the compare
- Debug time was under an hour



# Things I whine about like a 2 year old Feature Requests



### Main drawback of the tool:



Name is too clunky:

## Verdi Hardware Software Debug Tool

- No cool name: DaVinci, Certitude, Hector
- No Three Letter Acronym: DVE, VCS
- VHWSWDT doesn't roll off the tongue

Tried opening a support ticket for this, was unsuccessful


## Great tool, warts and all:




- Cannot map RTL register information into the Eclipse GUI for same-window debug of registers, or C variables to the waveform from the GUI
- Logfile is deprecated: cannot pull messages from log into debugger
- No scope independence for any Eclipse window, even for user defined expressions

## Scope Error Messages













#### Results

- We've found the fault isolation time using this tool versus traditional methods was reduced by about 80%
  - Save your time for Coverage Closure!

- Note: This tool does not do anything that you can't do the "old way", it just does it faster and more efficiently
  - Makes it simple enough for a new hire (or even a manager) to be productive with debug
  - Real world issues are more complex than my NDA sanitized cases
  - Finding interactions in systems with 4, 8, 32 cores, especially a mixed core system, gets tough without it



#### Who Shouldn't Use the Verdi HW/SW Debug Tool?

- People who really like print messages for debug
- People who need to do neck exercises by switching views between multiple windows
- People who get paid by the hour
- The tooth fairy


#### Who Should Use the Verdi HW/SW Debug Tool?

People who actually exist





- The options of debug allow a broader range of user to be in a comfort zone while using it:
  - Waveforms and opcodes for RTL and system fabric designers
  - C code for test writers and algorithm developers, legacy test conversion
  - Benchmarkers tracing performance, optimizing code
  - DV engineers get the flexibility to debug both worlds



## Acknowledgements



- Andy Sha (co author), ADI: Implementing the first single core Verdi HW/SW Debug Tool at ADI, and standardized a lot of the flows
- Alex Wakefield, Synopsys: Providing the templates and instruction for the implementation
- Dave Brownell, ADI: Assisting with integration into our testbench and sim environment





# **Thank You**

