


# Faster-Better-Cheaper Verification

# Using internal DUT stimulus

Elihai Maicas Qualcomm

June 6, 2015 SNUG Israel





# Agenda

Motivation

The problems

**Brute-force solutions** 

Our solution - Internal DUT stimulus


Summary

# **Motivation**



 Lower the verification overhead for IP reuse


 Minor changes between flavors should no longer be major verification headaches




# The problems



 Reach the corner cases of the new feature







Error injection – "Who will watch the watchmen?"

# **Brute-force solutions**



 Unit level testbench optimal, but sometimes cannot be justified







# **Brute-force solutions**



- Regressions not best for all corner cases
   no full controllability on IP behavior
- Force-release statements cumbersome hard to reuse bad performance










How is it done



# Synopsys Users Group

# Step I

Bind a parameterized SV interface




```
// a fifo_if interface is instanced in every instance of
fifo module
bind fifo fifo_if fifo_if__bind(.*);

// a fifo_if interface is instanced in the specific
instances of fifo
bind fifo: fifo1, fifo2 fifo if fifo if bind(.*);
```

# Synopsys Users Group

### Step II – option 1

- Register the interface to the uvm\_config\_db
  - Using the wrapper module



```
string loc_hier = $psprintf("%m");
.
.
uvm_config_db#(virtual
net_alter_if#(...))::set(uvm_root::get(),"*", loc_hier,
net_alter_if);
```

# Synopsys Users Group

### Step II – option 2

 Register the interface to the uvm\_config\_db

- Using the ::self syntax (similar to this of OOP; Synopsys only)


```
interface not_alter_if #(
parameter int NET_ALTER_VIOTH = 1,
parameter int NET_ALTER_VIOTH = 0,
parameter string NET_ALTER_VIOTH = 0,
input viere (alter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_inter_int
```

```
string loc_hier = $psprintf("%m");
.
.
uvm_config_db#(virtual
net_alter_if#(...))::set(uvm_root::get(),"*", loc_hier,
interface::self());
```

# Snug Synopsys Users Group

### Step III


 Get the interface in a designated agent



```
uvm_config_db#(virtual net_alter_if#(...))::get(this, "",
m_net_alter_if_bind_name, m_net_alter_vif);
```

#### Final result

 The ports of the new module are monitored and driven internally by the bound interface



Multiple drivers to the same net?





#### Multiple drivers to the same net ...

Standard assignment

```
wire my wire1;
  logic drv a = 0; drv b;
  initial begin
    drv b = bz; #100;
    drv b = b1; #100;
    drv b = bz;
  end
  assign my wire1 = drv a;
  assign my_wire1 = drv_b;
  drv_a
  drv_b
my wire1
```


Strength aware assignment

```
wire my wire2;
logic drv a = 0; drv b;
initial begin
  drv b = bz; #100;
  drv b = b1; #100;
  drv b = bz;
end
assign my wire2 = drv a;
assign (supply0, supply1)
my_wire2 = drv b;
  drv_a
  drv b
my_wire2
```

# Synopsys Users Group

### Multiple drivers to the same net ...

Strength aware assignment






What can be achieved






#### Manipulate the arbiter...


 Reach the desired rare corner case in the arbiter



#### Original simulation scenario



#### Altered simulation scenario




# Snug Synopsys Users Group

### Manipulate an AXI burst

 Reach desired rare type of AXI burst





# Synopsys Users Group

UVM config db

**UVM** testbench

ss wrapper

#### Autonomous error injection


```
loc net = {NET WIDTH{1'bz}};
forever begin
  repeat (ALTER FREQ-1) @ (posedge expr)
  case (ALTER MODE)
    0:
        loc net = ~dut net;
        loc net = {NET WIDTH{1'bx}};
        loc net = val in;
  endcase
  @ (negedge expr);
  loc net = {NET WIDTH{1'bz}};
end
```

# Snug Synopsys Users Group

### **Summary**

 Verification at the unit level is optimal but not always possible

 Using internal DUT stimulus we can achieve a unit-level verification while running in a subsystem level environment







# **Thank You**





# Backup





#### Some code...

```
interface net alter if #(
 parameter int NET WIDTH = 1, // width of net to alter
                                         // 0: drive bitwise not; 1: drive x; 2: drive value
  parameter int ALTER MODE = 0,
 parameter int ALTER FREQ = 100, // count "expr==1" freq times, and alter net for expr width
 parameter string PLUSARGS EN STR = "none xyz" // net will modify upon this plusargs
  input wire
                           clk,
  input wire
                           expr,
 inout wire [NET WIDTH-1:0] dut net,
 input wire [NET WIDTH-1:0] val in
);
// importing the uvm pkg, so the interface could register itself in the db
import uvm pkg::*;
// local attributes
logic [NET WIDTH-1:0] loc net;
                    loc hier;
string
// drive dut signal with internal net
assign (supply1, supply0) dut net = loc net;
```



#### Some code...

endinterface

```
// set the interface in the uvm db
// this interface can be explicitly get by any component in the env
initial begin
  loc hier = $psprintf("%m");
  uvm config db#(virtual
net_alter_if#(NET_WIDTH,ALTER_MODE,ALTER_FREQ,PLUSARGS_EN_STR))::set(uvm_root::get(),"*",loc_hier, interface::self());
end
// frequently alter net
initial begin // initially, do not drive
 loc net = {NET WIDTH{1'bz}};
 if($test$plusargs(PLUSARGS EN STR)) begin
    forever begin
      repeat (ALTER FREQ-1) @ (posedge expr);
      $display("[%0t] altering dut net at %m", $time);
      case (ALTER MODE)
        0: loc net = ~dut net;
       1: loc net = {NET WIDTH{1'bx}};
        2: loc net = val in;
      endcase
      @(negedge expr);
      loc_net = {NET_WIDTH{1'bz}};
    end
  end
end
```