



# SystemVerilog Assertions Verification with SVAUnit

Ionuț Ciocîrlan AMIQ Consulting

June 25, 2015 SNUG Germany





## Agenda

SystemVerilog Assertions (SVAs)

**About SVAUnit** 

**SVAUnit example** 


**SVAUnit Infrastructure** 

Conclusions

Q&A

## SystemVerilog Assertions (SVAs)





After the rise of request signal, the acknowledge signal should be asserted no later than 3 clocks cycles.

- What is an assertion?
- A check against the specification of a design that it never violates.
- Why use SVA?
- Powerful feature, flexible, measurable and with a concise syntax.

## **SVA Verification Challenges**





- Update
- Enhance
- Disable

Clear separation between validation and SVA definition code

#### Results should be:

Predictable

- Deterministic
- Repeatable

## Introducing SVAUnit




- Structured framework for Unit Testing for SVAs
- Allows the user to decouple the SVA definition from its validation code
- UVM compliant package written in SystemVerilog
- Encapsulate each SVA testing scenario inside an unit test
- Easily controlled and supervised using a simple API

## Hands-on example – What to check



"slverr signal should be 0 if no slave is selected or when transfer is not enabled or when slave is not ready to respond"




```
interface an_if (input clk);
  property an_sva_property;
    @(posedge clk)
   !sel or !enable or !ready |-> !slverr;
  endproperty
  AN_SVA: assert property (an_sva_property) else
  `uvm_error("AN_SVA", "AN_SVA failed")
endinterface
```

- SVA succeeded

#### **SVAUnit Environment Architecture**





- SVAUnit Testbench
- Enables SVAUnit
- Instantiates SVA interface
- Starts test
- SVAUnit Test
- Contains the SVA scenario
- SVAUnit Test Suite
- Test and test suite container

SNUG 2015 7

## **Example of SVAUnit Testbench**



```
module top;
    // Instantiate the SVAUnit framework
    SVAUNIT UTILS
       Instantiate the interface with the SVAs we want to test
   an if dut if (.clk(clock));
   initial begin
      // Register interface with the uvm config db
      uvm config db#(virtual an if)::
      set(uvm root::get(), "*", "VIF", dut_if);
                                                                            SVAUnit Testbench
         Start the scenarios
      run test();
                                                                      SVAUnit Test
   end
                                                                                  Suite
                                                                    SVA interface handle
                                                                                          Interface
                                                                    pre_test()
                                                                           test()
                                                                                          containing
endmodule
                                                                                 Reports
                                                                                           SVA
                                                                       Reports
```


## **Example of SVAUnit Test**

// The virtual interface used to drive the signals



```
virtual an if vif;
   function void build phase (input uvm phase phase);
      // Retrieve the interface handle from the uvm config db
      if (!uvm config db#(virtual an if)::get(this, "", "vif", vif))
        `uvm fatal("UT1 NO VIF ERR", "SVA interface is not set!")
      // Test will run by default;
      disable test();
   endfunction
   task pre test();
    // Initialize signals
   endtask
  task test();
    // Create scenarios for AN SVA
  endtask
endclass
```

class ut1 extends svaunit test;



## Example of test() task




```
sel
task test();
                                         enable
                                         ready
   // Create scenarios for AN SVA
                                         slverr
   disable all assertions();
   enable assertion("AN SVA");
                                        AN_SVA
   repeat(3) begin
      @(posedge vif.clk);
      fail if sva not succeeded ("AN SVA", "The assertion should have
      succeeded");
   end
   // Trigger the error scenario
   vif.slverr = 1'b1;
   repeat(2) begin
      @(posedge vif.clk);
      fail if sva succeeded ("AN SVA", "The assertion should have failed");
   end
   vif.slverr = 1'b0;
endtask
```

### **Example of SVAUnit Test Suite**



```
class uts extends svaunit test suite;
   // Instantiate the SVAUnit tests
   ut1 ut1;
   ut10 ut10;
   function void build phase (input uvm phase phase);
     // Create the tests using UVM factory
     ut1 = ut1::type id::create("ut1", this);
     ut10 = ut10::type id::create("ut10", this);
     // Register tests in suite
     add test(ut1);
                                                               SVAUnit Test Suite
     add test(ut10);
                                                              SVAUnit Test
   endfunction
```

endclass



#### **SVAUnit Test API**



```
Control

• disable_all_assertions();
• enable_assertion(sva_name);
• enable_all_assertions();
• . . .
```


```
    fail_if_sva_does_not_exists(sva_name, error_msg);
    pass_if_sva_not_succeeded(sva_name, error_msg);
    pass/fail_if(expression, error_msg);
    . . .
```

```
Report

• print_status();
• print_sva();
• print_report();
. . . .
```


#### **SVAUnit Flow**





## **Error reporting**





## Hierarchy report



#### Test scenarios exercised



```
* protocol_ts FAIL (2/3 test cases PASSED)

* protocol_ts.x_z_suite FAIL (0/8 test cases PASSED)
    protocol_ts.protocol_test2 PASS (13/13 assertions PASSED)
    protocol_ts.protocol_test1 PASS (13/13 assertions PASSED)

UVM_INFO @ 56000 ns [protocol_test]:

3/3 Tests ran during simulation

    protocol_ts.x_z_suite
    protocol_ts.protocol_test2
    protocol_ts.protocol_test1
```

#### SVAs and checks exercised



```
AMIQ_APB_ILLEGAL_SEL_TRANSITION_TR_PHASES_ERR 13/13 checks PASSED

SVAUNIT_FAIL_IF_SVA_SUCCEEDED_ERR 1/1 times PASSED

SVAUNIT_FAIL_IF_SVA_NOT_SUCCEEDED_ERR 2/2 times PASSED

SVAUNIT_FAIL_IF_SVA_DOES_NOT_EXISTS_ERR 7/7 times PASSED

SVAUNIT_PASS_IF_SVA_IS_ENABLE_ERR 3/3 times PASSED

AMIQ_APB_ILLEGAL_SEL_TRANSITION_DURING_TRANSFER_ERR 13/13 checks PASSED

SVAUNIT_FAIL_IF_SVA_NOT_SUCCEEDED_ERR 1/1 times PASSED


SVAUNIT_FAIL_IF_SVA_SUCCEEDED_ERR 2/2 times PASSED

SVAUNIT_FAIL_IF_SVA_DOES_NOT_EXISTS_ERR 7/7 times PASSED

SVAUNIT_PASS_IF_SVA_IS_ENABLE_ERR 3/3 times PASSED
```

## **Tools integration**






#### Conclusions



- SVAUnit decouples the checking logic from SVA definition code
- Safety net for eventual code refactoring
- Can also be used as self-checking documentation on how SVAs work
- Quick learning curve
- Easy-to-use and flexible API
- Speeds up verification closure
- Boosts verification quality

## **Availability**





 SVAUnit is an open-source package released by AMIQ Consulting

- We provide:
- SystemVerilog and simulator integration codes
- AMBA-APB assertion package
- Code templates and examples
- HTML documentation for API

https://github.com/amiq-consulting/svaunit

## Q & A









# **Thank You**

