

Perplexing Parameter Permutation Problems?

Immunize Your Testbench!

Alex Melikian Verilab Canada Inc.

April 21, 2017 Canada





Agenda

- Perplexing Permutations from RTL Parameters
- Proposed Solution of Capturing Parameters
- Randomization with Captured Parameters in TestBench
- Solutions with UVM Register Modeling
- Conclusions

Perplexing Permutations




- IPs have LOTS of things that can be configured using RTL parameters
 - Multiplicity of instances or sizes
 - Number of ports, channels, address/data bits
 - Optional or swap-able sub-blocks
 - e.g. for power or cherry-picking feature sets
- Number of valid combinations can rapidly become enormous

```
module mydut
                                             module mydut
                                                                                            module mydut
   #( parameter NUM CHANS = 4,
                                                                                               #( parameter NUM CHANS = 2,
                                                #( parameter NUM CHANS = 16,
                                                                                                   parameter USB PORTS = 1,
       parameter USB_PORTS = 2,
                                                    parameter USB PORTS = 4,
       parameter FLASH BOOT = 1)
                                                                                                   parameter FLASH BOOT = 1)
                                                    parameter FLASH BOOT = 0)
     ( input reset,
                                                  ( input reset,
                                                                                                   input reset,
       input clock,
                                                    input clock,
                                                                                                   input clock,
       ... );
                   USB1
                                                                USB1
                                                                           USB3
                                                                                                               USB<sub>1</sub>
                                                                                             2 ch
4 ch
                                             16 ch
                                                                           USB4
                   USB2
                                                                USB2
        Boot
                                                                                                    Boot
```

Perplexing Permutations




- RTL parameters cause verification engineers to be perplexed!
 - Testbench must match all (valid) parameter permutations
 - An RTL bug may not manifest in one RTL configuration, but can in another



Perplexing Permutations



- Traditional approach is to use `defines to reflect DUT parameter values
 - Makes the testbench more parametrizable, but can be unwieldy
 - Macros are syntactically poor
 - Can introduce subtle, difficult to find bugs in the testbench



Proposed Solution




- Two main principles ...
- Mechanism to automatically extract and capture RTL parameters for the testbench
 - Avoids proliferation of macros in testbench code
 - Simplifies merging of functional coverage over different parameter sets
- Use extracted RTL parameters to make testbench flexible
 - Leads to a single compilation of TB
 - Saves compute time
 - More readable testbench

Capturing RTL Parameters



- Use of specially bound SystemVerilog Interface
 - Interface contains all of the RTL parameters with matching names
 - Captures and makes them available via UVM configuration database using a struct



Capturing RTL Parameters



- Interface is bound to the DUT via the SystemVerilog bind statement
 - RTL parameter values are mapped on instantiation

```
bind my_dut tb_binding_to_dut_iface #(
.MYDUT_PARAM1(MYDUT_PARAM1),
.MYDUT_PARAM2(MYDUT_PARAM2),
[...]
.MYDUT_PARAMN(MYDUT_PARAMN))
tb_binding_to_dut_harness(.*)
```

Capturing RTL Parameters



- Interface is bound to the DUT via the SystemVerilog bind statement
 - RTL parameter values are mapped on instantiation
 - Capture method call made before testbench is created

```
bind my_dut tb_binding_to_dut_iface #(
.MYDUT_PARAM1(MYDUT_PARAM1),
.MYDUT_PARAM2(MYDUT_PARAM2),
[...]
.MYDUT_PARAMN(MYDUT_PARAMN))
tb_binding_to_dut_harness(.*)
Bind statement of RTL
parameter capturing i/f
```

```
module tb_top;
initial
begin
    tb_binding_to_dut_harness.capture_rtl_info( env.get_full_name());
    run_test();
end
endmodule
Capture method called in
tb_top initial block...


tb_top initial block...

... before UVM 'run_test' call
```

Capturing Parameters



- Advantages:
 - Eliminates use of `defines
 - Eliminates need for two-pass randomization
 - No need to preserve randomization seeds etc.




Capturing Parameters



Advantages:

- Parameter file to be loaded can be generated independently
 - All that is necessary is a means to generate the actual parameter values to be applied
 - These can either be passed on the command line or read from a file



Disadvantages

- Creating an interface to encapsulate the parameters used
- Manual maintenance of the interface to DUT parameters in the bind instance

Decoupled Randomization



- Interface/bind method removed the need for two passes
 - No need to run a first TB pass to generate randomized RTL parameter values
 - Bound interface and struct provides parameter values for randomization

```
class my tb rand class extends uvm object;
                                                      Extracted parameter value used
                                                                                   Get RTL parameter struct from
                                                             in constraint
                                                                                     config db at construction
   rtl info struct t dut rtl param info;
                     rand port number;
   rand
             int
 constraint port num constr {
   (rand port number>=0) && (rand port number<dut rtl param info.number of ports);</pre>
  // retrieve rtl info struct reflecting captured RTL parameter values
  function new(string name);
    if (!uvm_config_db#(rtl_info_struct_t)::get(null, "*", "rtl_info_struct",dut_rtl_param_info))
                  `uvm fatal(get name(), "Failed to get ...")
  endfunction
endclass
```

Parameters on UVM Reg Modeling



- RTL parameters often used to specify register attributes
 - E.g. reset values
- Apply register inclusion / exclusion with DUT
 - An excluded register or field becomes 'reserved' but still requires to be tested
- Affect Register Field Sizes
 - i.e Register field reflecting channel enables, varying with parameter settings affecting number of channels



Register reset values

```
usual via config db
rtl info struct t dut rtl param info;
uvm reg fields
                     dut reg fields[$];
  if (!uvm config db#(rtl info struct t)::get(null, "*", "rtl info struct", dut rtl param info))
            `uvm fatal(...)
   dut regblock.featureA reg.field1.set reset(dut rtl param info.mydut featA regfeild1 resetval);
   dut regblock.featureA reg.field1.reset();
                                                                                       Struct contains register reset
                                                                                        value to reflect RTL value
                                                                                        Extracted parameter value
                                                                                       applied when the register is
                                                                                                reset
```

 Code to be executed after build stage, but before checks run (end_of_elaboration)



- Register removal, turned into a 'reserved' address
 - A removed register or field is still required to be tested

Get RTL parameter struct as usual via config db

```
if (!uvm config db#(rtl info struct t)::get(null, "*",
                                                 "rtl info struct", dut rtl param info))
   uvm fatal(...)
                                                                     Check to see if feature was
                                                                       included by parameter
if (dut rtl param info.mydut featureA enable == 1'b0) begin
   dut regblock.myreg featureA reg1.get fields(dut reg fields);
       foreach(dut reg fields[r]) begin
          dut reg fields[r].set access("RO");
          dut reg fields[r].set reset(0);
                                                                    Conditionally set the fields as
                                                                           read-only
          dut reg fields[r].reset();
      end
 end
```



- Register Field Sizes
 - These cannot be changed dynamically in reg model
 - But clever use of factory overrides provides solution

```
class myreg featA channelen reg extends uvm reg;
         `uvm_object_utils(myreg_featA_channelen_reg)
         uvm reg field channel en;
         virtual function void build();
           Channel en = uvm reg field::type id::create("channel_en");
           channel en.configure(
             .parent (this),
             .size
                                                                            Same size regardless of
             .1sb pos (0),
                                                                                 parameters
             .access ("RW"),
             [ . . . ]
         endfunction
endclass
```



- Register Field Sizes
 - Use virtual method to return the size parameter

```
class myreg featA channelen reg extends uvm reg;
         `uvm_object_utils(myreg_featA_channelen_reg)
        uvm reg field channel en;
        virtual function void build();
           Channel en = uvm reg field::type id::create("channel en");
           channel en.configure(
             .parent (this),
             .size
                      (get channel en size(),
                                                                          Use method to return value
             .lsb pos (0),
             .access ("RW"),
             [...]
        endfunction
         virtual function int get channel en size();
                                                                          Simple method body can be
            return 8;
                                                                                overridden
        endfunction
endclass
```



- Register Field Sizes
 - Create extended class with call to the config_db to return the size parameter
 - Then use factory override to use this class

```
class myreg featA channelen extended reg extends myreg featA channelen reg;
         `uvm object utils(myreg featA channelen extended reg)
        virtual function int get channel en size();
            rtl info struct t dut rtl param info;
            if (!uvm_config_db#(rtl_info_struct_t)::get(null, "*",
                                    "rtl info struct", dut rtl param info))
              `uvm fatal(...)
            return dut rtl param info.featureA number of channels;
        endfunction
                                                                                 Gets parameter value from the
endclass
                                                                                        config db
set type override by type (myreg featureA channelen reg::get type(),
                           myreg featureA channelen extended reg::get type());
             Factory override
```

Register Modeling – Overriding Concerns



- Dealing with multiple instances for overrides
 - multiple instances of the same register
- For example
 - Data Port 0 has 5 channel enables
 - Data Port 1 has 3 channel enables
 - Data Port 2 has 8 channel enables
- You can create an overriding class along with override call for each instance
 - But this leads to code bloat!
- Better to use introspection in the overriding class itself to self-ascertain instance index
- Make use of uvm name "dut_channelen_port[n]" to get index

Register Modeling – Overriding Concerns



```
class myreg featA channelen extended reg extends myreg featA channelen reg;
    `uvm object utils(myreg featA channelen extended reg)
                                                                               Get RTL parameter struct like
                                                                                   usual via config db
   virtual function int get channel en size();
     rtl info struct t dut rtl param info; 
     int
                           portnum
     if (!uvm_config_db#(rtl_info_struct_t)::get(..., dut_rtl_param_info)
                                                                                  Extract index # from uvm name
     portnum = extract portnum from name( get name() ); <--</pre>
                                                                                     (ie "dut channel en[3]"
     return dut rtl param info.featureA number of channels[portnum];
   endfunction
                                                                                    Use index to self-ascertain
endclass
                                                                                    correct parameter value
```

• Will only require one, tidy call to set type override by type ()

Conclusions



- Used in a real world project
 - 50 RTL Parameters in an IP
 - 1500 Individual coverage bins
 - 100 RTL compilation snapshots
 - (Pairwise/N-wise testing serves well here Paper from Verilab.com)
 - Only one compilation of the TB source code required
 - Coverage of RTL parameters becomes very easy with struct in config db
 - May be important to cover specific monitored stimulus vs. specific RTL params
 - Code bloat was minimal and insignificant



Thank You

verilab.com @verilab

