VISA: A State-Based, Hierarchical, Architecture-Independent Random Test Generation Environment for High-Performance Multiprocessors


Presenter: Neil R. McKenzie, AMD Neil.McKenzie@AMD.com



Task: design and implement a new random test generator (RTG)



- Sources of test stimuli
 - Random tests: ~95%
 - Directed tests: ~5%
 - Formal tools: < 1%</p>
- Goals for new RTG
 - Customization
 - State-awareness
 - ISA independence
 - Leverage experienced team










- State-aware random test generation
- Ruby language
- VISA organization
- Hierarchical structure of templates
- Speed of test generation
- Summary, conclusions and future work



Standard RTG flow





State-aware test generation




- Embed the instruction set simulator (ISS) directly into the random test generator
 - User templates query the state of the ISS
 - Make code generation decisions on-the-fly
- Examples
 - Generate different code for different threads
 - Generate different code based on the carry flag



State-aware RTG flow





Impact of state-awareness



- Quality: verify coverage at test generation time
 - Exceptions
 - Carry and overflow bits, FP subnormals, etc.
 - Cache and TLB state transitions
 - Automatically generate self-checking code
- Efficiency: eliminate redundant set-up code
 - Converge coverage using fewer, shorter testcases
- Tradeoff: reduced speed of test generation
 - Still a net win because RTL simulation is slower than the speed of test generation





- State-aware random test generation
- Ruby language
- VISA organization
- Hierarchical structure of templates
- Speed of test generation
- Summary, conclusions and future work



Ruby language: the best things in life are free



- Interpreted (like Perl, Python, Tcl, etc.)
 - Rapid prototyping [Hartson & Smith 89]
 - Immediate feedback for iterative refinement
- Object oriented (like Smalltalk)
 - Everything is an object, even integers
 - Classes, inheritance, virtual method invocation, polymorphism, data encapsulation
- Seamless dynamic linking with C++ .so files
 - C++ code runs 50-100x faster





- State-aware random test generation
- Ruby language
- VISA organization
- Hierarchical structure of templates
- Speed of test generation
- Summary, conclusions and future work



VISA components



Front-end (Ruby)

- Project file: arch defaults
- Instruction table
- Top-level template
- Generator library

VISA core (Ruby)

- Test manager
- Thread manager
- Instruction manager
- Assembler

Back-end (C++)

- Instruction set simulator
- Memory manager
- Paging manager
- Test emitter



VISA flow




- Load C++ shared object files and Ruby libraries
- Create an instance of the top-level template class
 - Invoke its initialize method (like a C++ constructor)
 - Allocate page tables, memory regions, static data
- Create an array of Ruby fibers (one per test thread)
 - Each fiber begins executing the template's main method
 - Fibers are explicitly blocked and resumed
- Execute main loop
- Emit test (assembly or binary file)
- Emit TMI file: Test Meta Information



VISA main loop









- State-aware random test generation
- Ruby language
- VISA organization
- Hierarchical structure of templates
- Speed of test generation
- Summary, conclusions and future work



Hierarchical structure



- A template is a set of directed graphs (digraphs)
 - One digraph per thread
 - Digraphs can be reused or customized
 - Traverse each digraph in depth-first order
- Ruby classes implement generators
 - A generator object instance is a node of the digraph
- The main and generate methods specify edges to other nodes of the digraph
 - Syntax: gen generator_object



NullTest template



```
class NullTest < TestGenerator</pre>
    # NullTest has a trivial initialize method
      def initialize(name, threads)
        super (name)
      end
    # NullTest has an empty generate method
6
      def generate(state)
      end
    # The main method is common to all test templates
9
10
      def main(state)
11
        thread = state.get id
12
        gen InitGenerator.new(name: "init thread#{thread}")
13
        gen self
14
        gen StateCheckGenerator.new("check #{thread}")
15
        gen PassedGenerator.new("passed thread#{thread}")
16
      end
    end
```



Polymorphism: gen handles object by type




- Leaf node object (from instruction table)
 - Assemble and simulate one instruction
 - Yield thread and pick a different thread
- Array object
 - Traverse each array element in order
- Hash object (grab bag)
 - Select one item using a weighted random distribution
- Custom generator object
 - Invoke the object's generate method
 - Make decisions based on simulator's state



Structure of load-store template





Load-store template code



```
18
    class LoadStoreTest < NullTest</pre>
      def initialize(name, threads)
19
20
         super(name)
         @array = [
22
           Inst LOAD Reg32 Addr32.new(...),
                                                    Create array
2.3
           Inst ARITH Reg32 Reg32.new(...),
                                                    of instructions
24
           Inst STORE Reg32 Addr32.new(...)
2.5
2.6
      end
27
      def generate(state)
28
         thread = state.get id
29
         if thread == 0
30
          gen @array
                                                    Customize
31
         else
                                                    for each thread
           gen @array.reverse
33
         end
34
      end
35
    end
```



TMI file output for thread 0



```
0 \times 0009488 \text{bd} 3a7:
 :mnemonic: "rex: mov rdi, 0x0000006768b7c7b"
 :bytes: 0x48, 0xbf, 0x7b, 0x7c, 0x8b, 0x76, 0x00, ...
0 \times 0009488 \text{bd} 3 \text{b1}:
 :mnemonic: "op: mov cx, [rdi]"
 :bytes: 0x66, 0x8b, 0x0f
0 \times 0009488 \text{bd} 3 \text{b4}:
 :mnemonic: "sbb eax, esi"
                                           Arithmetic operation
 :bytes: 0x1b, 0xc6
0 \times 0009488 \text{bd3b6}:
 :mnemonic: "rex: mov rcx, 0x00000001fdf9c71"
 :bytes: 0x48, 0xb9, 0x71, 0x9c, 0xdf, 0x1f, 0x00, ...
0 \times 0009488 \text{bd} 3 \text{c} 0:
 :mnemonic: "mov [rcx], edi"
                                           Store
 :bytes: 0x89, 0x39
```



Generator library: fragments and scenarios



- Random instruction selection
- Instruction selection by regular expression
- Ad-hoc instruction generation (e.g. illegal instructions)
- Stride and region pre-fetching
- Thread synchronization
- Mutual exclusion
- Loops, branches (misprediction)
- Self-modifying code
- Multiprocessor cache coherence
- Exception handlers
- Physical and virtual address aliasing
- Many, many more






- State-aware random test generation
- Ruby language
- VISA organization
- Hierarchical structure of templates
- Speed of test generation
- Summary, conclusions and future work



Speed of test generation







Percentage of RTL co-simulation time





- State-aware random test generation
- Ruby language
- VISA organization
- Hierarchical structure of templates
- Speed of test generation
- Summary, conclusions and future work



Summary and conclusions



- State-awareness improves quality of testcases
 - Verify feature coverage at test generation time
 - Reduce length and total number of testcases
 - Reduce overall cost of closing coverage
- Template structure: hierarchy + polymorphism
 - Reuse or customize code for each thread
 - Graph structure allows arbitrarily complex templates
 - We are continually adding generators to library



Summary and conclusions




- Ruby: 🐒
 - Use one language for tool development and for templates
 - Interpreted: immediate feedback for iterative refinement
 - Seamless integration with C++ shared object modules
 - ISA-specific modules are loaded at run-time
 - One language expert is sufficient
- Speed of test generation:
 - ~1% of RTL simulation time
 - Sensitive to the complexity of the template
 - Insensitive to the number of threads



Future RTG flow







Thank you



AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2013 Advanced Micro Devices, Inc. All rights reserved.

