

Elihai Maicas, Tchiya Dayan

Intel, Realsense

Hybrid Verification Approach of Embedded Processor Integration

Agenda




- Introduction
- Embedded Processor tasks and verification perspective
- Problem 1: multiple integration tests needed
 Solution: generate C content with the SV code
- Problem 2: complex system initialization flow Solution: hybrid simulation – BFMs and processor
- Summary



Introduction Intel Realsense Group

 Intel® RealSense™ camera fits remarkable technology into a small package. There are three cameras that act like one - a 1080p HD camera, an infrared camera, and an infrared laser projector - they "see" like the human eye to sense depth and track human motion.








Introduction Embedded Processor



- Embedded processor tasks
 - From simple registers configuration
 - To complex algorithms calculations (DSP)






Embedded Processor Verification Perspective



- Verification Perspective
 - No need for full verification 3rd party IP.
 - Bound BFM interface to the relevant busses and perform transaction via UVC.
 - Processor IP resides in reset.
 - The main issue is that the real processor behavior is not simulated.






Embedded Processor Verification Perspective



- Verification Perspective cont.
 - For the integration verification and system flows, individual C/ASM tests are composed.
 - This may become a drawback, if number of tests needed increases.






Introduction Embedded Processor



- (Our) flow for running C test
 - 1. Compose main.c with your favorite editor.
 - 2. Compile the code and generate hex file.
 - During the reset phase of the simulation, load the hex file to iRAM.
 - 4. Once the processor in out of reset, it will start executing the loaded code.








Problem 1:

In order to thoroughly verify some system flows that involves the processor, multiple C/ASM test must be individually composed.








Proposed solution:


Use our state-of-the-art constraint-random verification environment, to generate random content for the C test, and run it with the processor.








Proposed solution:



```
class soc_ic_scenario_vseq extends uvm_sequence;
  uvm declare p sequencer(asr txrx virtual sequencer)
  `uvm object utils(soc ic scenario vseq)
  rand bit[1:0]
                                      m prior arr[AHB MASTER T SIZE];
 rand bit[1:0]
                                      m inter delay[AHB MASTER T SIZE][$];
constraint soc ic scenario vseq::simple_c {
  unique {m prior arr};
  foreach(m prior arr[ii]){
   m prior arr[ii] < 3;
  foreach(m inter delay[ii]) {
   foreach (m inter delay[ii][jj]) {
     m inter delay[ii][jj] dist\{0 := 18, 1 := 2, 2 := 2\};
                          (intel®) REALSENSE®
```




Proposed solution:







Proposed solution:




//compile C - build and install script
\$system("compile_and_gen_hex.sh");






Proposed solution:







- Proposed solution what have we achieved
 - Generate random <u>content</u> for C/ASM tests at before the simulation starts, and load it to the processor.
 - Same method may be implied in order to generate random content on-the-fly








Problem 2:

The initialization flow (boot/ other) might include some complex elements, such as: interrupt handling, PLL setup, memory loads etc.

Their C code may be complex, and is not needed throughout the ASIC development cycle. (Supplied by FW team close/after TO)








Proposed solution:

HYBRID processor integration flow

 The first part of the simulation (boot/ init flow) is executed by the environment BFMs.
 During this phase, the processor is halted (PC is not advancing).








Proposed solution:

HYBRID processor integration flow

- The first part of the simulation (boot/ init flow) is executed by the environment BFMs.
 During this phase, the processor is halted (PC is not advancing).
- The second part, is performed by the processor, after being loaded on-the-fly with generated random <u>content</u>, and released from halt.








Proposed solution:

HYBRID processor integration flow





Summary



- In order to eliminate the need of writing multiple integration C tests:
 - Use the environment's infrastructure and constraints to generate random <u>content</u> – and create a C file from it.
- In order to avoid coding the complex SOC initialization flow in C:
 - Use the proposed HYBRID flow, and run the first part of the test via the BFMs, and the second part via the processor.



