



Taming UVM 1.1d RAL in a Multi-Interface, Multi-Mode Environment

Steven K. Sherman AMD

September 11, 2014 SNUG Boston





Agenda

Register Access Challenges

Interfaces and Modes

Distinguishing Multiple Addresses and Modes


Overwriting Submap Data Types

Synchronizing Registers

Conclusions











Example of Two Interfaces




Figure 1

Multi-Interface Challenge





Legacy RAL

- VMM RAL
- "domains" for interfaces
- "block" contains multiple domains and registers
- more than one physical interface supported (good!)

UVM RAL

- UVM 1.1d, UVM 1.2
- "submap" (sort of)
- "block" contains submaps and registers
- only one parent map supported per submap (BAD!)

Multi-Interface Challenge





Policies

- Enhance in predictors (not seqs or drivers) to export passive IP to clients
- Use provided IP pre-processing
- Simplify pre-processing/processing for our clients
- Use provided RAL code generators "as is"

Multi-Mode Challenge





- With a submap you can
 - set access rights and part of register address
 - distinguish between modes:
 - RW for "configure" mode
 - RO for "run" mode
 - flip between modes dynamically (such as "warm" reset)
- If same address with multiple submaps:
 - access may vary by mode (good!)
 - may support many modes (good!)
 - predictor "get_local_map" may return wrong map (BAD!)

NOTE: Same address, multiple submaps generates ugly RAL warning.

Wait! What is RAL?





- RAL provides common functions and features for register access.
- RAL structures fit inside dual hierarchies for:
 - Register instances (organized via blocks)
 - Register access (organized via maps)
- RAL transaction flows include support for:
 - Requests
 - Acks
 - Read/Write Responses

SNUG 2014

Dual Hierarchies





Register Block Hierarchy

root_block (uvm_reg_block) my_reg_block (uvm_reg_block) my_reg (uvm_reg)

Register Map Hierarchy

```
bus_map (uvm_reg_map)

my_map1 (uvm_reg_map) addr1

my_map2 (uvm_reg_map) addr2

my_reg (uvm_reg)
```

Figure 2 Figure 3


SNUG 2014

RAL Transaction Flows





Requests




RAL Transaction Flows





Acks








Read/Write Responses


RAL Transaction Flows


















Single Interface & Mode





- A register with single interface:
 - may only be accessed via one port
 - may be accessed via multiple addresses (with submaps)
 - has only one mode of operation

Single Interface








Figure 4

UVM Predictor





- Normal extension of uvm_reg_predictor.
- Normal "write" -> "bus2reg" -> register object
- "get_local_map" returns the correct, default map:

```
local_map = rg.get_local_map(map,"predictor::write()");
map_info = local_map.get_reg_map_info(rg);
...
foreach (map_info.addr[i]) begin
if (rw.addr == map_info.addr[i]) begin
...
```

Multi-Interfaces





Illegal!




Figure 5





Legal!

Multi-Interfaces




Figure 6

Multi-Modes





Represents what client expects, but only one interface!

```
root_block (uvm_reg_block)
                bus_map (uvm_reg_map)
 my_reg_block (uvm_reg_block)
  my_map1_boot (uvm_reg_map) addr1
  my_map2_boot (uvm_reg_map) addr2
     my_map1_run(uvm_reg_map) addr1
     my_map2_run (uvm_reg_map) addr2
   my_reg (uvm_reg)
```

Figure 7





Multi-Interfaces & Modes

Supports both interfaces, but unacceptable to client!




Figure 8





Multi-Interfaces & Modes

Acceptable to client, both interfaces supported!




Figure 9





Distinguishing Multiple Addresses and Modes





Bypass "get_local_map"

Overwrite RAL write function in predictor






check_map_mode.svh

```
function bit bus2reg rsp predictor::check map mode (uvm reg map map);
  string
         map name = map.get name();
  int
         map name len, mode len;
 map name len = map_name.len();
  foreach (modes[i]) begin
   mode len = modes[i].len();
    if (map name len > mode len) begin
      if (map name.substr((map name len - mode len),
                           (map name len - 1)) == modes[i]) begin
        return 1;
      end
    end
 end
  return 0;
endfunction : check map mode
```












submap overwrite

```
foreach (reg blk list[i]) begin
   // Overwrite the USB instance address submaps with
   // usb reg map type (prior to building the reg model)
   // This sets some submaps to type needed for USB intfc.
   `uvm info("BUILD REG MODEL COMPONENTS",
            $sformatf(
            "Overwriting with USB reg objects for blocks: %s",
            {usb reg model.get full name(),
            ".",reg blk list[i],"*"}),UVM LOW);
  uvm reg map::type id::set inst override(
   usb uvc pkg::usb reg map#(`MY USB INTF VALUES)::get type(),
    {usb reg model.get full name(),
   ".",reg blk list[i],"*"});
end
```












sync_regs.svh

```
function void my bus2reg rsp predictor::sync regs(
             uvm reg reg obj, uvm reg bus op rw);
   if(sync reg[block reg name].size() == 0) begin
    foreach(reg models[i]) begin
      . . .
      // Build sync reg for this reg obj,
      . . .
    end
  end
     temp = sync reg[block reg name][i].predict(rw.data);
  . . .
```
















Multi-Interfaces





Not trivial!

- Allow for multiple parents of submaps at top level?
 - Ready support for multi-interfaces
 - Hide multiple parents from clients (limit to default map)?

Multi-Modes





- Enhance RAL to distinguish modes?
 - Submaps?
 - Sideband signals?
- Ensuring no adverse impact is not trivial.

Further Development





Consider the corner cases

Might an enhancement:

- break the case of two maps with different offsets to a register?
- introduce conflict with complex block/map hierarchies?
- break functions provided to the user?
- break internal UVM RAL functions?

Options:

- Propose enhancement to the UVM Technical Steering Committee via Mantis
- Implement locally, barring limitations





