



SystemVerilog Virtual Classes, Methods, Interfaces

Their Use in Verification and UVM

Clifford E. Cummings Heath Chambers

Sunburst Design, Inc. HMC Design Verification

World-class SystemVerilog & UVM Verification Training

March 21-22, 2018 Silicon Valley Life is too short for bad or boring training!







What's in the Paper? ... And Our Agenda

Classes & virtual classes

Methods & virtual methods

Extended & derivative classes

Upcasting & downcasting

Upcasting & downcasting in UVM

Pure virtual methods

Virtual interfaces

Virtual interface usage in UVM

Summary & Conclusions

More examples and more detail in the paper

SNUG 2018

Virtual Classes & Methods





A Brief Introduction

Guideline #1: Class methods should be function and void function.

Only use task when the method consumes simulation time

virtual classes - cannot be constructed

virtual class handles can be declared and referenced but cannot be new() - ed

- virtual classes can have non-virtual, virtual & pure virtual methods

 Virtual class methods are non-virtual by default Only virtual classes can declare pure virtual methods
- Non-virtual classes can only have non-virtual & virtual methods

Fixed during construction and cannot be changed during simulation

- Non-virtual methods are set when a class object is constructed
- virtual methods can be modified at run-time

Accomplished by assigning a derivative object handle to a base object handle

Guideline #2: Declare SystemVerilog class methods to be virtual methods unless there is a very good reason to prohibit method polymorphism

SNUG 2018





Assigning Extended & Base Class Handles

Upcasting & Downcasting



Upcasting & Downcasting





Assuming Compatible Class Types

"Upcasting is casting to a supertype, while downcasting is casting to a subtype.

Upcasting is always allowed, but downcasting involves a type check

... and can throw a ClassCastException"

From "stackoverflow" reference in the paper

- To paraphrase:
 - Any extended or derivative class handle can be assigned to a base class handle
 - Only some base class handles can be assigned to an extended class handle

SystemVerilog requires a type-check for downcasting

We do upcasting and downcasting very frequently in UVM!

(examples will be shown)

SNUG 2018

Assigning Extended & Base Class Handles Sunburst Design





Package with Base & Extended Classes

```
package test_classes;
                                           base class
  class base; ←
    bit [7:0] a;
                                            function void showit;
                                               $display("BASE(%m): a=%2d", a);
    function void seta(bit [7:0] din);
                                            endfunction
      a = din;
    endfunction
    function bit [7:0] geta();
      return(a);
                                                                      Inherits:
    endfunction

    a variable

  endclass
                                                                      • seta() method
                                           ext extended class
                                                                      • geta() method
  class ext extends base;
    bit [7:0] data;
                                            function void showit;
                                               $display(" EXT(%m): data=%2d
                                                                               a=%2d",
    function void setdata(bit [7:0] din);
                                                                   data, a);
      data = din;
                                            endfunction
    endfunction
    function bit [7:0] getdata();
      return(data);
                                         What assignments are
    endfunction
                                                                    Example assignments
                                          legal between base &
  endclass
                                                                     on the next slides
endpackage
                                        extended class handles?
```

SNUG 2018

Construct A Base Class Object





Handle and bit declarations

```
module test;
...
base b1, b2;
ext e1, e2;
bit e1good,
e2good;
```

```
initial begin
bl = new();
bl.seta(4);
bl.showit();

...

* Construct the b1 class object
* Set the b1 variable a=4
* Show the b1.a variable
* Show the b1.a variable
```

```
bl | b2 | null | e1 | null | e2 | null | showit() (base) | seta() | geta()
```

```
OUTPUT BASE(test_classes.base.showit): a= 4
```

Illegal Casting of Base to Extended Handle Sunburst Design






Handle and bit

Illegal Downcasting

module test; base b1, b2; ext e1, e2; bit elgood, e2good;

declarations



SNUG 2018

OUTPUT

Construct An Extended Class Object






Handle and bit declarations

```
module test;
...
base b1, b2;
ext e1, e2;
bit e1good,
e2good;
```

```
el = new();
el.seta(2);
el.setdata(6);
el.showit();
• Construct the el class object
• Set the el variable a=2
• Set the el variable data=6
• Show the el.a & el.data variables
```

```
b1 b2 null

a =4
showit() (base)
seta()
geta()
```



OUTPUT

EXT(test_classes.ext.showit): data= 6 a= 2

Legal Assignment of Extended to Base Handleurst Design



Handle and bit

Legal Upcasting


```
module test;
...
base b1, b2;
ext e1, e2;
bit e1good,
e2good;
```

declarations

```
Extended handle to base handle assignment is LEGAL

b2.showit();

Execute base class showit() method
```



OUTPUT

SNUG 2018

Re-Construct The Extended Class Object





Handle and bit declarations

```
module test;
...
base b1, b2;
ext e1, e2;
bit e1good,
e2good;
```

```
b2 = e1;
    b2.showit();
                                                      • Re-construct the e1 class object
    e1 = new();

    Set the e1 variable a=9

    e1.seta(9);
                                                      • The e1 variable keeps data=0
    e1.showit();
                                                      • Show the el.a & el.data variables
                       b2
                                                                         null
b1
                                               e1
        =4
                               =2
                                                      =9
                                                  data=0
                           data=6
   showit() (base)
                           showit() (base)
                                                  showit() (ext)
   seta()
                                                                          Re-constructed
   geta()
                           seta()
                                                  seta()
                                                                             e1 object
                           geta()
                                                  geta()
    b2 still points to
                           setdata()
                                                  setdata()
   the old e1 object
                           getdata()
                                                  getdata()
EXT(test classes.ext.showit): data= 0
```

OUTPUT

SNUG 2018

Illegal Access to Extended Object Methods Sunburst Design



NOTE: b2 handle does not have access to




From a Base Class Handle

Handle and bit declarations

```
module test;
  base b1, b2;
  ext e1, e2;
 bit elgood,
       e2good;
```

```
setdata() or getdata() methods
                                                     ** Error: Field/method name
// b2.setdata(9); 	
                                                         (setdata) not in 'b2'
// m_data = b2.getdata();
                                                    ** Error: Field/method name
                                                         (getdata) not in 'b2
```



12 of 36 **SNUG 2018**

Casting-Back Base to Extended Handle






Downcasting Requires a Type-Check

Handle and bit declarations

module test;
...
base b1, b2;
ext e1, e2;
bit e1good,
e2good;



OUTPUT —

Full Handle Assignment Example





```
module test;
                                                   Commented code caused
                                                        compiler errors
 initial begin
                     Construct base object
   b1 = new();
    b1.seta(4);
   b1.showit();
                                                             ILLEGAL base class
    // e1 = b1;
   elgood = $cast(e1, b1); // ILLEGAL $cast
                                                               to extended class
    if (!elgood) $display("b1->el cast failed");
                                                               $cast operation
    e1 = new(); \leftarrow
                     Construct extended object
    e1.seta(2);
    el.setdata(6);
    e1.showit();
                     Copy extended handle
   b2 = e1; \leftarrow
                         to base handle
    b2.showit();
    e1 = new();
    e1.seta(9);
    el.showit();
    // b2.setdata(9);
    // m_data = b2.getdata();
                                                              LEGAL base class
    // e2 = b2;
   e2good = $cast(e2, b2); // LEGAL $cast ←
                                                              to extended class
    if (e2good) $display("b2->e2 cast PASSED!");
                                                              $cast operation
    e2.showit;
  end
endmodule
```

SNUG 2018

Base & Extended Class Handle Assignments Unburst Design



Assuming Compatible Class Types

- Any extended handle can be assigned to a base handle
 - Can be a direct assignment or a \$cast-assignment
 - Base handles cannot access extended methods and data
- Some base handles can be assigned to extended handles
 - Requirements:
 - (1) Extended object had to be constructed
 - (2) Constructed extended-handle had to be assigned to a base handle
 - (3) Base handle must be \$cast-back to an extended handle

This is why we care !!

This technique allows creation of single base-class reference table

Any extended handle can be stored in the table

Any stored handle can be restored (\$cast) to an extended handle


Used by OVM & UVM

15 of 36

User-Defined Transaction Class

Derivative of uvm_object

```
class trans1 extends uvm sequence item;
   `uvm object utils(trans1)
       logic [15:0] dout;
  rand bit [15:0] din;
  rand bit
                    ld, inc, rst_n;
  function void do_copy(uvm_object rhs);
    trans1 tr:
    if(!$cast(tr, rhs))
      `uvm_fatal("trans1", "FAIL: do_copy() cast");
    super.do_copy(rhs);
    dout = tr.dout;
    din = tr.din;
    ld = tr.ld;
    inc = tr.inc;
    rst n = tr.rst n;
  endfunction
endclass
SNUG 2018
```



Transaction Class do_copy() Method





Example Usage from Scoreboard Predictor

```
class trans1 extends uvm sequence item;
  `uvm object utils(trans1)
       logic [15:0] dout;
           [15:0] din;
  rand bit
  rand bit
                    ld, inc, rst_n;
  function void do copy(uvm object rhs);
   trans1 tr;
    if(!$cast(tr, rhs))
      `uvm_fatal("trans1", "...");
    super.do copy(rhs);
   dout = tr.dout;
    din
         = tr.din;
    ld
         = tr.ld;
         = tr.inc;
    inc
   rst n = tr.rst n;
  endfunction
endclass
```

```
The scoreboard predictor has sb_calc_exp() function

function trans1 ... sb_calc_exp (trans1 t);

trans1 tr = trans1::type_id::create("tr");

tr.copy(t);

Local trans1 tr object is created


return(tr);
endfunction

All fields of the t object are copied to the fields of the local tr object

The sb_calc_exp() function

returns the tr handle
```

SNUG 2018 17 o<mark>f 3</mark>6



Upcasting & Downcasting Variable Names Sunburst Design





Avoid Confusing Names

Previous slide - We named the local trans1 handle tr

- Many industry examples name the local transaction handle rhs
- Using rhs means that casting is done in the form \$cast(rhs, rhs);

This is confusing and therefore a poor practice

Causes fields to be referenced as rhs_.field_1 , ...

Easy to confuse the uvm object rhs handle with the transaction class rhs handle

Better practice: Use a transaction handle name like tr

Or another name that is visually distinct

Guideline #3: Declare local transaction handles using distinct names such as tr and avoid local transaction handle names such as rhs

SNUG 2018





Pure Virtual Methods

SystemVerilog-2009 Enhancement



Pure Virtual Methods

Sunburst Design



Two important purposes

```
virtual class vcla;
bit [7:0] a;
pure virtual method

pure virtual function void seta(bit [7:0] val); 
endclass
```

(1) pure virtual methods can only be a method prototype

No method body allowed

No endfunction / endtask allowed

(2) pure virtual methods <u>must</u> be overridden in a non-virtual class

NOTE: pure keyword is only legal in virtual classes

SNUG 2018

Pure Virtual Methods



virtual class vc1b;

```
st Design Synopsys Users Group Sillcon Valley
```

```
virtual class vc1a;
bit [7:0] a;
pure virtual method
pure virtual function void seta(bit [7:0] val);
endclass

virtual class vc2a extends vc1a;
vc2a does NOT override
seta() method
```

```
bit [7:0] a;
    pure virtual method

pure virtual function void seta(bit [7:0] val);
endclass

virtual class vc2b extends vc1b;

virtual function void seta(bit [7:0] val);
    a = val;
endfunction
endclass

vc2b DOES override
seta() method
```

non-virtual classes

```
virtual function void seta(bit [7:0] val);
   a = val;
   endfunction
endclass

SNUG 2018
exla MUST override seta()
(must provide an implementation)
```

UVM Pure Virtual Method Example





uvm_subscriber - pure write() Method

```
uvm subscriber
       virtual_class uvm_subscriber #(type T=int) extends uvm_component;
                                                                                    virtual class
                             pure keyword is only legal
                                                                  The class parameter type (T) is used
                                in virtual classes
                                                                        in this method prototype
         pure virtual function void write(T t);
                                                                  No endfunction keyword allowed!
       endclass
                                                                  User-defined testbench coverage collector
        class tb_cover extends uvm_subscriber #(trans1);
                                                                            (non-virtual subclass)
          function void write (trans1 t);
                                                                  pure virtual methods must be defined in
                                                                    each subclass (non-virtual subclasses)
                               Almost exact same prototype
            dout = t.dout;
                               required for write function
            din
                  = t.din;
                                                                  The class parameter type (trans1) must
            ld
                  = t.ld:
                                                                      be used in this method prototype
            inc
                  = t.inc;
            rst n = t.rst n;
            `uvm info("tb cover", "Taking covergroup sample ...", UVM HIGH)
            cg.sample();
          endfunction
        endclass
SNUG 2018
                                                                                                    23 of 36
```

Pure Virtual Method Usage





- Pure virtual methods serve two important purposes:
 - Pure virtual methods can only be a method prototype ←

Pure virtual methods create a place-holder

Pure virtual methods must be overridden in a non-virtual class

Imposes the <u>requirement</u> that it must be overridden in a non-virtual class

Guideline #4: Declare a pure method whenever it is important to force a derivative class to implement the method, as is done by the uvm_subscriber virtual class

SNUG 2018 24 of 36





Virtual Interfaces

Techniques & Usage



Virtual Interface Styles





- VIF styles:
 - Pass an interface handle down through class constructors for use by a test

Somewhat straight-forward passing of vif handles through constructors, but tedious

Shown in the paper (not shown in this presentation)

Older OVM style

Use a wrapper class and config object table to store and retrieve the wrapper

The vif is stored in the wrapper

Wrapper class was required by OVM and uses upcasting and downcasting to store the vif handle

Recommended UVM-style

Store the vif handle into the uvm_config_db. Use these methods:

Typically stored from top module

```
uvm_config_db#(virtual dut_if)::set(null, "*", "vif" dif);
uvm_config_db#(virtual dut_if)::get(this, "", "vif" vif);
```

Simple technique added to UVM (not available in OVM)

Typically retrieved by driver and monitor

Requirements for Virtual Interfaces





- 3 Requirements
 - Top module, DUT and real interface to communicate with the DUT

An instantiated copy of the interface

You will need a virtual interface to communicate with the test class.

A virtual interface handle declared in a class

You need a way to tie the real interface to the virtual interface

You need a way to pass a real interface handle to a virtual interface handle in a class object

Interface connections to DUT ports






alu_reg w/ Interface Example

```
module alu_reg (
  output logic [15:0] acc_out,
  input logic [15:0] din1, din2,
  input op_e opcode,
  input logic clk, rst_n);

...
endmodule
```




OVM-Style - Wrapper Class Needed Sunburst Design The static dif handle cannot be module top; top stored in a class-based table . . . dif (clk); dut if A wrapper-class is required to store the static dif handle dut if wrapper dif w; get config object() will Pass the dif handle to the get a umv object handle initial begin (needs to be downcast) wrapper constructor dif w = new(dif); set_config_object("*", "dif_w", dif w, 0); run test(); end uvm object Store the dif_w handle into the endmodule To driver & **Config Table** uvm object config table monitor "dif w" : dif w class dut if wrapper extends uvm object; virtual dut if vif; ← vif handle storage dif_w dut if wrapper function new (virtual dut_if nif); dut if • dif set config object() vif = nif; endfunction is an upcast operation This dut if handle is local to endclass the function - it cannot be vif alu reg nif must be copied to vif 29 of 36 **SNUG 2018**

OVM-Style - Driver Gets vif Handle





```
class tb_driver extends uvm_driver #(trans1);
                                                              top
                                                                     get config object() will
                                                                    get a umv_object handle obj
                                Driver will use vif handle
  virtual dut_if vif; <-</pre>
                                to drive signals to dut if
                                                                                obj is $cast (downcast)
  function void build_phase(uvm_phase phase);
                                                                                  to wrapper handle w
    super.build phase(phase);
                                                                                 Wrapper w.vif handle is
    uvm_object
                     obj;
                                                                                   copied to driver vif
    dut_if_wrapper w;
    if (!get_config_object("dif_w", obj 0))
                                                                                         uvm object
       `uvm_fatal("NOVIF", { "vif must be set for:",
                                                               To driver &
                                                                                         Config Table
                              get_full_name(),".vif"});
                                                                monitor
    if (!$cast(w, obj))*
                                                                                       "dif w" : dif w
       `uvm fatal("NOVIF", { "bad dif w handle for",
                              get_full_name()});
                                                           dif w
                                                                   dut if wrapper
    vif = w.vif;
  endfunction
                                                                        dut if
                                                             dif
                                                                                        dif w was upcast to
                                                                                         uvm object type
endclass
                      Monitor uses the same technique
                                                                       alu reg
                         to retrieve the vif handle
                                                                                                      30 of 36
 SNUG 2018
```



UVM-Style - Driver Gets uvm_config_db

SNUG 2018





```
class tb_driver extends uvm_driver #(trans1);
                                Driver will use vif handle
                                                                     Get the dif handle that was
  virtual dut_if vif; +
                                to drive signals to dut if
                                                                   stored in the uvm config db and
                                                                     assign it to the local vif field
  function void build phase(uvm phase phase);
    super.build phase(phase);
    if (!uvm config db#(virtual dut if)::get(this, "", "vif", vif))
       `uvm_fatal("NOVIF", {"vif must be set for: ",
                                                                            uvm config db#(...)::get(...);
                            get full name(), ".vif"});
  endfunction
                                                               top
                                                                                       uvm config db
endclass
                                                                To driver &
                                                                 monitor
                                                                                         "vif" : dif
    Much easier than using the
    wrapper and downcasting!
                                                                         dut if
                                                             dif
                      Monitor uses the same technique
                                                                       alu reg
                         to retrieve the vif handle
```

UVM config_db Sumary





- The uvm_config_db commands eliminate the need to create a separate wrapper class to store the static interface handle
- The uvm_config_db also and eliminates the need to do upcasting and downcasting to save the vif

This is the UVM preferred style to set and get the vif handle

```
Guideline #5: Use uvm_config_db#(virtual dut_if)::set(...) and uvm_config_db#(virtual dut_if)::get(...) commands to store and retrieve an interface for use by a UVM testbench
```

SNUG 2018 33 of 36

Summary of Guidelines





Guideline #1: Class methods should be **function** and **void function**.

Only use task when the method consumes simulation time

Guideline #2: Declare SystemVerilog class methods to be virtual methods

unless there is a very good reason to prohibit method-polymorphism

Guideline #3: Declare local transaction handles using distinct names such as tr and

avoid local transaction handle names such as rhs

Guideline #4: Declare a pure method whenever it is important to force a derivative class

to implement the method, as is done by the uvm subscriber virtual class

Guideline #5: Use uvm_config_db#(virtual dut_if)::set(...) and

uvm config db#(virtual dut if)::get(...) commands

to store and retrieve an interface for use by a UVM testbench

SNUG 2018 34 of 36

Acknowledgements

Sunburst Design



Thanks!

- John Dickol and Don Mills for their reviews and comments of the paper and slides
- Jeff Vance for discussions on advanced Virtual Interface techniques


Their patience and efforts greatly improved the final paper and presentation!!

SNUG 2018 35 of 3





Thank You







SystemVerilog Virtual Classes, Methods, Interfaces

Their Use in Verification and UVM

Clifford E. Cummings Heath Chambers

Sunburst Design, Inc. HMC Design Verification

World-class SystemVerilog & UVM Verification Training

March 21-22, 2018 Silicon Valley Life is too short for bad or boring training!

