



How to use the new System Verilog Nettypes to address the Analog SoC Integration Verification

Joachim Geishauser

Thomas Theisen

Freescale Halbleiter GmbH

June 25, 2015 Munich





Agenda

Verification Use Cases

LRM Nettype Introduction

User-defined Nettype: Realnet

Using the Nettype

Conclusion



Verification Use Cases


The Analog Integration Verification Problem



The Use Case

Setup





- Many analog blocks
- Existing Verilog
 Behavioral models
- Existing testbench
- Concurrent support of SV Nettype models and Verilog behavioral models
- Analog design team co-located with digital design and verification team

Freescale MagniV S12ZVML128 SoC


No change to RTL code

SNUG 2015 SV SystemVerilog

The Use Case

Verification View












- The Nettype construct was introduced with the SystemVerilog LRM release 2012.
- Allows to define user-defined data types on top of built-in Nettypes e.g. like
 - wire
 - supply0
- The Nettype is constructed out of 3 parts
 - Data Structure
 - Resolution function
 - Declaration



Data Structure

```
typedef struct {
    real data;
} data_type_t;
```



Resolution Function

Nettype declaration

```
nettype data_type_t data_type with my_res_function;
```



New LRM Interconnect Keyword

```
interconnect out tmp;
logic driver my logic driver (
   .in (hi low),
    .out (out tmp)
transmitter my transmitter (
    .in (out tmp),
    .out (result)
  );
module logic diver (in, out);
output interconnect out;
driver my driver (
    .in (hi low),
   .out (out)
```

Works

```
module diver (in, out);
output reg out;

module transmitter (in, out);
input reg in;
```

Fails Compilation

```
module driver (in, out);
output data_type out;

module transmitter (in, out);
input data_type in;
```

Usage of the VCS switch solves the problem

```
-xlrm coerce nettype
```

VCS replaces the connections with interconnect








Definition Background (Voltage Example)

How to address a realistic analog value propagation



Thevenins theorem equivalent resistor

$$R_{\text{eq}_{\text{new}}} = \frac{R_{\text{eq}}R_3}{R_{\text{eq}} + R_3}$$

Thevenins theorem equivalent voltage

$$V_{\rm eq_{new}} = \frac{V_{\rm eq}R_3 + V_3R_{\rm eq}}{R_{\rm eq} + R_3}$$



SystemVerilog Implementation

Data Structure

Declaration

```
nettype voltage_t realnet with res_electrical;
```

4 state support

```
`define realnetZState 1e23
`define realnetXState 1e22
```

Defines can be used for built-in to user-defined nettype conversion (and vice versa)



SystemVerilog Implementation

```
function automatic voltage t res electrical (input voltage t driver[]);
     voltage t aDrv, res0, res= {0.0, realnetZState, 0.0};
                                                               High imp driver has no
     foreach (driver[i]) begin : for each driver
                                                               influence to node. If there is
        aDrv = driver[i];
        if((`ABS(aDrv.r eq-`realnetZState) < 1.0) ||</pre>
                                                               only one driver to the node,
          ((`ABS(aDrv.v eq-`realnetZState)) < 1.0)) begin
                                                               the result will be high imp
        end
                                                               since res is init with Z!
        else if((`ABS(aDrv.r eq-`realnetXState)< 1.0) ||</pre>
                (`ABS(aDrv.v eq-`realnetXState)) < 1.0) begin
            res = '{0.0, `realnetXState, 0.0}; —
            break;
                                                                         Result is unknown
                          Do not compare to 0
        end
        else if((`ABS(res.r eq-`realnetZState)< 1.0) ||</pre>
                (`ABS(res.v eq-`realnetZState) < 1.0 ))
                                                                      If res is high Imp. (=no
            res = aDrv; ____
                                                                      infuence to node) the
        else begin
            res0 = res;
                                                                      actual driver will drive
            res.v eq = (aDrv.v eq * res0.r eq + res0.v eq * aDrv.
                                                                     the node !!! res is init
                        (aDrv.r eq + res0.r eq);
                                                                      as Z, so we go here
            res.r eq = res0.r eq * aDrv.r eq / (res0.r eq+aDrv.r
        end
                                                                      when we enter the first
     end : for each driver
                                                                      time the loop!!!
     res.load = driver.size;
     if (($realtime == 0) && (res.r eq == 0)) res.r eq = `realnetZState;
     res electrical = res;
                                                          Init R to high impedance
endfunction : res electrical
```



Real Number Convergence Problem

```
real low = 0:
real high = 3;
real x 1 , x 2 , delta;
for (int ii = 0; ii < 50; ii++) begin</pre>
    x 1 = foo (low);
   x 2 = foo (high);
    delta = (high - low)/2;
    if ((x 1<0) & (x 2>0)) high = delta + low;
    if ((x 1>0) \&\& (x 2<0)) high = delta + low;
    if ((x 1>0) && (x 2>0)) low = low - delta;
    if ((x 1<0) \&\& (x 2<0)) high = delta + high;
   $display("%e, %e, %e, %e", x 1, x 2, low, high);
end
function real foo (real x);
      foo = x * x -2;
endfunction
```

```
X_2

8.00E+00

7.00E+00
6.00E+00
5.00E+00
4.00E+00
3.00E+00
2.00E+00
1.00E+00
-1.00E+00
-1.00E+00
-2.00E+00
```



Technology Dependent Net Types

```
package nettype 1118 uhv pkg;
   import nettype pkg::*;
   function automatic voltage t res electrical 1v8(
                                input voltage t driver[]);
      res electrical 1v8 = res electrical (driver);
     endfunction : res electrical 1v8
   // AMS: electrical 5v0
   function automatic voltage t res electrical 5v0(
                                input voltage t driver[]);
      res electrical 5v0 = res electrical (driver);
   endfunction : res electrical 5v0
   // Nettype defintions
   // AMS: electrical 1v8
   nettype voltage t sv electrical 1v8 with res electrical 1v8;
   // AMS: electrical 5v0
   nettype voltage t sv electrical 5v0 with res electrical 5v0;
```

Nettype connection is strongly typed.



Technology Dependent Nettypes

```
module transmitter
          (in, out);
import nettype_ll18_uhv_pkg::*;
input sv_electrical_5v0 in;
```

```
wire out_tmp;
driver my_driver(
    .in (hi_low),
    .out (out_tmp)
);
transmitter my_transmitter(
    .in (out_tmp),
    .out (result)
);
```

Wrong Connection







- Nettype usage will be shown on the example blocks
 - PAD
 - ADC
- Goal is to allow usage of the same code for 4 state simulation as well as for user-defined Nettype usage
- A common development branch for the development was defined – use_realnet
- A common define was agreed upon USE_REALNET

ADC example - Ports

Analog to Digital Converter (ADC)

- The usage of conditional code supports the usage as digital and Nettype model
- DVE collapses not selected code, thus keeps the code small



```
module adc12b9c 5m1t (
  vrh0, vrh1, vrl0, vrl1,
`ifdef USE REALNET
   inout realnet vrh0;
   inout realnet vrh1;
   inout realnet vrl0;
         realnet vrl1;
   inout
`else
   inout vrh0;
          vrh1;
   inout
   inout vrl0;
          vrl1;
   inout
endif
```



ADC example - Ports Load Checking

```
ifdef USE REALNET
Analog to Digital
                               inout realnet vrh0;
Converter (ADC)
                             else
                               inout vrh0;
                             endif
                            `ifdef USE REALNET
                            initial
                              begin : load check
                                #0;
                              \rightarrow if (vrh0.load > 1)
N to 1 instead of
                                   $display("ERROR, vrh0 load > 1");
      1 to 1
                              end : load check
                             endif
```

- load variable allows to add a simple check to the model
- load value is provided inside the resolution function



ADC example – Internal Real Variables

Analog to Digital Converter (ADC)

```
`ifdef USE REALNET
   `define vrefh val vrh.v eq

`else
    real vrefh val;
   `define vrefh val vrefh val

`endif

...
always @ (posedge sar_az1_scan)
    vin_analog_val= vin_analog_val + `vrefh val/256.0;
```

 Usage of defines for variables allows to keep algorithmic code almost unchanged – except the "`"

Synopsys Users Group

ADC example - Verilog Primitives

Analog to Digital Converter (ADC)

 Nettype primitive allows to keep code structure

```
module realnet_nmos (out, data, control);
  import nettype_pkg::*;

input wire control;
  input realnet data;
  output realnet out;
  assign out = control ?
      data : '{0, `realnetZState,1};
endmodule : realnet_nmos
```


```
inout adc_temp_sense_out;
real adc_temp_sense_out_val;

ifdef USE REALNET
realnet adc temp sense out r;
assign adc temp sense out r = '{adc temp sense out val,1000,1};
realnet nmos nmos temp sense out (
    adc temp sense out, adc temp sense out r, 1'b1);

ielse
nmos(adc temp sense out, adc temp sense out i, 1'b1);
iendif
Model had integer and real values for temperature
```

PAD Example - Analog In






- Bidirectional assignment requires iterative solving
- Bidirectional signals create some simulation performance slow down
- Alternative implementations have functional drawbacks

```
assign pad = anaen ? '{ana.v_eq,300.0,0.0} : '{gnd,`realnetZState,0.0};
assign ana = anaen ? '{pad.v_eq,300.0,0.0} : '{gnd,`realnetZState,0.0};
```

Synopsys Users Group

PAD Example - Digital In




```
always @ * begin
   if (iben) begin
      if ((analogIn.r eq - `realnetZState) < 1.0)</pre>
         di req = 1'bz;
      else if ((analogIn.r eq - `realnetXState) < 1.0)</pre>
         di reg = 1'bx;
      else if (analogIn.v eq < Vth)</pre>
         di reg = 1'b0;
      else
         di req = 1'b1;
   end
   else begin
      di req = 1'bz;
   end //if
end //always
```

 PAD model does convert Realnet to 4 state value on digital input port

Testbench Considerations






 Since PAD model supports digital and analog function the testbench to design connection is done as a userdefined Nettype

Synopsys Users Group

Debug View



Real values can be displayed as analog values



Conclusion



Conclusion

Synopsys Users Group

Verification Mapping

	Load Value	Specific Nettype	Real Value Modeling
Wrong connectivity		X	X
Broken connectivity	Х		X
1 to n connection Instead of 1 to 1	X		X
N to 1 connection Instead of 1 to 1	X		X

- The specific Nettype creates a compile time error
- The Load Value method allows to add a check with little effort

 The Realnet modeling requires the most effort to implement

Conclusion



- The usage of the SV Nettype allows to verify analog integration behavior in a single digital simulator engine
- We did update the 24 behavioral models with manageable effort
- It is a good idea to start conversion from the bottom up divide and conquer
- Runtime improvement was seen as expected, detailed data was not yet captured
- Missing LRM support required some workaround
- VCS Error messages need to be improved

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. © 2015 Freescale Semiconductor, Inc.





Thank You

