



UVM Architecture For Performance: Go Hierarchical!

Paul Lungu, Zygmunt Pasturczyk, James Strober, Ciena, Ottawa Christopher Taylor, Coveloz, Ottawa Chris Thompson, Synopsys, Ottawa

April 21, 2017 Canada







Agenda

What problem do we solve?

Why hierarchical architecture?

Reusable set of parameterized base classes

Build your architecture

Challenges

Conclusions and future work





What problem do we solve?



What problem do we solve?






- ASIC made of several subsystems
- A subsystem is made of two or more blocks
- Verification organization to mimic design hierarchy at all levels
- Different verification teams for each subsystem
- Designers/verification people working on verification at block level
- Work to be done independently in each subsystem
- Tight schedule requires toplevel sanity before subsystems are fully verified

What problem do we solve?

















- Maximize the use of resources
- Allows each team to completely focus on a reduced verification scope
- Minimize the amount of interaction between people from different teams
- Chip level verification to reuse lower level components
- Chip level verification almost fully independent
- This presentation to focus on higher level hierarchy low level see paper






- Subsystem config to constraint block level config variables
- Toplevel config to constraint subsystem level variables
- Subsystem level sequences to start block level sequences
- Toplevel sequences to start subsystem level sequences
- Subsystem interfaces to reuse block level interfaces
- Toplevel interface to reuse subsystem level interface
- Subsystem to reuse block level interface registration via config_db
- Toplevel to reuse subsystem interface registration via config_db














Config hierarchy







Reusable set of parameterized base classes







Reusable set of parameterized base classes

- common_config class
- common_sequence base class
- common_sequencer base class
- common_env base class
- common_base_uvm_test base class

common_config base class





```
common_config class

common_config

constraints

constraints

common_env_config

common_dut_config
```

common_config

common_env_config

common_dut_config

virtual interface

common_sequencer base class





common_sequencer

common_config

common sequencers

RAL

common_env base class





common_env

common_config

common subenvs

RAL


common_sequencer



common_env base class (cont'd)







common_sequence base class





common_base_sequence

common_config

common_env_config

common_dut_config

common_env

virtual interface

RAL

common sequence libraries

common_sequence base class (cont'd)






- It offers access to hierarchical interface, RAL, all config classes
- It instantiates predefined sequence libraries (ie. reset sequence)

common_uvm_base_test base class











Build your architecture







Build your architecture

Generic high level env class

Generic high level sequencer class

Generic high level sequence class

Generic uvm base test for any level

blk_env class





```
typedef common env #(blk config, blk sequencer, dut sys ral,
                    "blk config", "ral sys dut", "blk sequencer")
blk env base t;
class blk env extends blk env base t;
  `uvm component utils(onramp env)
 blk1 env m blk1 env[];
 blk2 env m blk2 env[];
 blk scbd m scbd; // optional
  function new(string name = "blk env", uvm component parent = null);
    super.new(name, parent);
  endfunction: new
  extern virtual function void build phase (uvm phase phase);
  extern virtual function void connect phase (uvm phase phase);
endclass: blk env
```

blk_sequence class





Design hierarchy is followed at all sequence levels

```
class blk main seq extends blk base phase seq t;
  `uvm object utils(blk main seq)
 // add all block level sequences as members of this class
 blk1_main_seq m_blk1_main_seq;
 blk2 main seq m blk2 main seq;
 function new(string name="blk main seq");
   super.new(name);
   m blk1 main seq = new;
   m blk2 main seq = new;
  endfunction : new
 task pre body();
   super.pre body();
   m blk1 main seq=blk1 main seq::type id::create("m blk1 main seq");
   m_blk2_main_seq=blk2_main_seq::type_id::create("m_blk2_main_seq");
  endtask ...
```

blk_sequence class (cont'd)





- Sequences are started in parallel at all levels
- Any lower hierarchy level sequence can be started at higher levels

```
task body();
     super.body();
    // start in paralell sub-block level sequences
    fork
    begin
      if(m env config.m enable blk1 in)
        m blk1 main seq.start(m env.m base seqr.m blk1 seqr);
    end
    begin
      if (m env config.m enable blk2 in)
        m blk2 main seq.start(m env.m base seqr.m blk2 seqr);
    end
    join none
   wait fork;
 endtask
endclass : blk main seq
```

uvm_blk_test class





```
typedef common test base# (blk env, blk config, blk env config,
                           blk dut config, blk env api, blk reset seq,
                           blk config seq, blk main seq, blk shutdown seq,
                           dut sys ral, virtual blk if, "blk config",
                           "ral sys dut", "blk itf") blk_base_uvm_test_t;
class blk base uvm test extends blk base uvm test t;
  `uvm component utils(blk base uvm test)
function new(string name, uvm component parent = null);
    super.new(name, parent);
 endfunction
 virtual function void test config();
   // override any variable specific for this particulat level of hierarchy
   // this is a place to override constraints if needed
 endfunction
```

uvm_blk_test class (cont'd)





 Initialize lower level hierarchical interfaces inside the build_phase() of the base_uvm_test


```
function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    m_config.m_blk1_config.itf = m_config.itf.sblk1_itf;
    m_config.m_blk2_config.itf = m_config.itf.sblk2_itf;
    m_config.itf.RAL = this.RAL;
endfunction : build_phase
endclass: blk_base_uvm_test
```

SNUG 2017 26

Hierarchical interfaces








Toplevels





HVL TOPLEVEL

```
moduleblk_hvl_top;
 import uvm_pkg::*;
initial begin
// set virtual interface
uvm_config_db#(virtual blk_if)::set(null,"uvm_test_top", "blk_itf",
blk_hdl_top.itf);
`uvm_info(modName, "run_test() ----start ----", UVM_NONE)
run_test();
'uvm_info(modName, "run_test() ----done ----\n", UVM_NONE)
end
endmodule:blk_hvl_top
```



```
HDL TOPLEVEL
moduleblk_hdl_top;
blk_itf();
blk_model( itf);
blk_dut
.i_clk(itf.clk_itf[blk_params_pkg::BLK_CLK].clk),
.i_rst_n(itf.rst_itf[blk_params_pkg::BLK_RST].async_n_rst),
endmodule:blk_hdl_top
```





Challenges







Challenges

Explain why this architectural choice?

The number of files/classes needed to maintain grows with hierarchy level Maintaining non class based components (ie. interfaces) to follow hierarchy Subsystems have to be compliant with all architectural rules Blocks and subsystems have to be UVM compliant





Conclusions and future work







Conclusions and future work

- 1. The methodology considerably reduced the time to verify a complex ASIC
- 2. It reduced the interaction between groups
- 3. It allowed blocks to be independently verified in short time
- 4. It enabled toplevel verification with basic block sanity
- 5. Reduced project risk
- 6. Future work: make the architecture common for FPGAs and multiple ASICs
- 7. Add an extra layer of common classes which is project specific





Thank You

