



UVM Message Display Commands Capabilities, Proper Usage and Guidelines

CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC.

CLIFFC@SUNBURST-DESIGN.COM
WWW.SUNBURST-DESIGN.COM

World-class Verilog, SystemVerilog & UVM Verification Training

Life is too short for bad or boring training!





- Survey how many have ...
 - added `ifdef DEBUG to Verilog designs & testbenches?

Enabled by compiling with +define+DEBUG

- If you did not raise your hand, you ...
 - Have never used Verilog
 - Have never done Verilog verification





UVM verbosity settings are NOT message priority settings!

UVM Verbosity ≠ Message Priority !!

- υνм_Low is not a low priority message
- υνм_Low is one of the highest priority messages !!
- Reference sources and public examples ... get it wrong !!

UVM User Guide
UVM Class Reference
+2 recent UVM books

- This paper offers guidelines on proper usage
- This paper shows useful messaging tricks





•	Pa	per
---	----	-----

Detailed descriptions

- Introduction
- Verilog \$display command
- UVM reporting arguments
- How to change verbosity settings
- UVM messages & macros
- UVM message guidelines
- Simulation reporting goals
- Changing simulation verbosities.
- Message catch & throw
- get_type_name() COMMand
- Conditional verbosity printing
- UVM documentation errors
- Proposed extensions

Presentation

Highlights only Lots of guidelines

- Introduction

Cool


Trick #2

- Verilog \$display command
- UVM reporting arguments
- How to change verbosity settings
- UVM messages & macros
- UVM message guidelines
- Changing simulation verbosities
- Message catch & throw
- Cool
 Trick #1 Conditional verbosity printing
 - UVM documentation errors
 - Proposed extensions



UVM Basic Printing Guidelines







UVM Message Facilities



• \$display - does not allow easy message filtering

```
uvm report * methods include:

    Built-in UVM message methods

                                                   uvm_report_info
                                                                        (\ldots)
                                                   uvm_report_warning(...)
                                                   uvm report error
                                                   uvm report fatal
                                                                        (\ldots)
                                                 `uvm_* macros include:

    Built-in UVM message macros

                                                   `uvm info
                                                   `uvm warning(...)
       Messages & macros can be
                                                   `uvm error
       filtered many different ways
                                                    `uvm fatal
```

Message macros recommended by all vendors



uvm_info/fatal* Macros



- UVM macros are more simulation efficient than messages
- UVM macros take 2-3 arguments, depending on macro type

```
string id 

string message 

"id" and "message"
```

int verbosity

Only `uvm_info allows a verbosity setting

Default macro verbosities that cannot be changed:

```
`uvm_warning: UVM_NONE
`uvm_error: UVM_NONE
`uvm_fatal: UVM_NONE
```


Macros automatically include file name and line number (good for debugging)

```
task run;
   `uvm_info("run", "env still running", UVM_HIGH)
endtask
```



UVM Messaging Macro Advantages





- `uvm_warning/error /fatal include pre-defined default

UVM_VERBOSITY settings

Avoids new-user mistakes
(like setting uvm_report_error verbosity to uvm_HIGH)





- What is verbosity?
 - Highly verbose simulations would show lots of messages
 - Minimally verbose simulations would only show important messages
- UVM has built-in enumerated type: uvm_verbosity

Defines standard verbosity levels for reports:

Cannot be disabled by verbosity level setting

UVM_NONE
Report is always printed ←

UVM_LOW Report if selected verbosity is UVM_LOW or higher

UVM_MEDIUM Report if selected verbosity is UVM_MEDIUM or higher

UVM_HIGH Report if selected verbosity is **UVM_HIGH** or higher

UVM_FULL Report if selected verbosity is UVM_FULL or higher

UVM_DEBUG Report if selected verbosity is **UVM_DEBUG** or higher

Lower verbosity = fewer messages

Higher verbosity = more messages



Reporting Command Arguments



Many reporting commands take reporting arguments:

uvm_severity


UVM_INFO UVM_WARNING UVM_ERROR UVM_FATAL

uvm_action

UVM_NO_ACTION

Plus 7 more actions (See UVM Class Reference)

- uvm_verbosity
 - Verbosity settings with corresponding integer values:





UVM Message Guidelines



- Quit using the \$display command!
- Use the message macros, not the message methods
- Use `uvm_info("id", "msg", UVM_NONE) for most important messages
- Use `uvm_info("id", "msg", UVM_LOW) for very important messages
- Use `uvm_info("id", "msg", UVM_MEDIUM) as your new default \$display
- Use `uvm_info("id", "msg", UVM_HIGH) to display semi-useful information
- Use `uvm_info("id", "msg", UVM_FULL) for testbench status messages
- Use `uvm_info("id", "msg", UVM_DEBUG) for debug messages

- Use `uvm_warning("id", "msg") very sparingly ← They won't shut-up!!
- Add the convert2string() method to all of your transaction data classes
- Project and IP providers should implement an intelligent "ID" scheme

Helps users modify severities and mask unwanted messages





`uvm_info("id", "msg", verbosity) - how to select verbosity.

- UVM_NONE NEVER filtered test-passing messages
- UVM_LOW rarely filtered block-level test-passing messages.
- UVM_MEDIUM your new default \$display command
 messages displayed by default but easily disabled
- UVM_HIGH messages that are shown occasionally
- UVM_FULL design status and UVM status messages
- UVM_DEBUG debug messages added to design or testbench
- `uvm_warning("id", "msg") use very RARELY
 Unfortunately, warnings cannot be disabled using verbosity settings
 `uvm_warning macro uses UVM_NONE





Useful Tricks





Good technique to view testbench and factory setup

```
start of simulation phase
class test1 extends uvm test;
                                          (after the testbench is built and connected)
  function void start of simulation phase(uvm phase phase);
    super.start of simulation phase(phase);
                                                    Add this code to print out
    this.print(); +
    factory.print();
                                                     the testbench structure
  endfunction
                                                    Add this code to print out the
                                                    factory entries and overrides
endclass
                PROBLEM: these printouts are unconditional
                         (not controlled by verbosity)
                Could use `uvm_info(... this.sprint() ...)
                There is no factory.sprint()
```

Testbench & Factory Debugging



Verbosity-Controlled Printing

Cool Trick #1


Better technique to view testbench and factory setup


```
start of simulation phase
class test1 extends uvm test;
                                         (after the testbench is built and connected)
  function void start of simulation phase(uvm phase phase);
    super.start of simulation phase(phase);
                                   Conditionally execute *.print() commands
                                       when verbosity=UVM_HIGH or higher
    if (uvm report enabled(UVM HIGH)) begin
      this.print();
                                                   Print testbench structure
      factory.print();
                                                      and factory entries
    end
  endfunction
                                   Allows conditional printing
endclass
                                      based on verbosity
```






Examples









Message Catch & Throw

Cool Trick #2



• UVM built-in callback: uvm_report_catcher

Override catch()

method

Get current test state using catch() method:

```
get_severity

get_verbosity
get_id
get_message

Catch some test state
from the message
```

catch() can execute the following:

```
set_severity 
set_verbosity 
set_message 
set_action
```

Change severity of the message to severity

Change verbosity of the message to new verbosity

Change text of the message to new message

Change action of the message to new action



UVM_FATAL Demoter Example



catch() & THROW

Step #1: Extend the uvm_report_catcher callback class

Step #1a: Override catch() method

Step #2: Use the uvm report cb to add your code to the env from your test (next slide) **Extend** uvm report catcher class class test1 demoter extends uvm report catcher; Override catch() method function action e catch(); catch() UVM FATAL if(get_severity() == UVM FATAL) begin ← set severity(UVM ERROR); ← set severity() UVM_ERROR `uvm info("demoter", "Caught FATAL / demoted to ERROR", UVM MEDIUM) end THROW the return THROW; ← new severity endfunction endclass



UVM_FATAL Demoter Example



test 1 x adds demoter

```
class test1x extends test1;
                                                  env e inherited
                                                  from test1 class
  test1 demoter demoter;
                                                  Declare test1 demoter
                                                   handle called demoter
  function void build phase(uvm phase phase);
    demoter = test1 demoter::type id::create("demoter");
    uvm report cb::add(e, demoter);
                                                  Create demoter
    super.build phase(phase);
  endfunction
                                                    add demoter to
endclass
                                        Step #2:
                                                  environment callback
```

Test #1 has a fatal message

Test #1x catches fatal messages and throws corresponding error messages

Simulation output on the next slide



UVM_FATAL Demoter Example



test 1 & test 1 x output

test1 output

UVM_INFO @ 0: reporter [RNTST] Running test test1...
UVM_FATAL tb_agent.sv(34) ... top.e.agnt [AGENT] agnt fatal msg

test1x output

```
UVM INFO @ 0: reporter [RNTST] Running test test1x...
UVM INFO test1 demoter.sv(23) ...top.e.agnt [demoter] Caught FATAL / demot
UVM ERROR tb agent.sv(34) ...top.e.agnt [AGENT] agnt fatal msg
UVM ERROR env.sv(15) ...top.e [ENV] env error
UVM WARNING test1.sv(27) ...top [test1] Test1 warning message
UVM WARNING tb driver.sv(21) ...top.e.agnt.drv [DRIVER] Starting tb driver
UVM WARNING tr sequence.sv(26) ...top.e.agnt.sqr@@seq [SEQ] Running sequence.sv
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=4d63
                                                                        rst
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=b89f
                                                                        rst
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=c105
                                                                        rst
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=29ff
                                                                        rst
UVM WARNING tr sequence.sv(26) ... top.e.agnt.sqr@@seq [SEQ] Running sequence.sv
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=ed0f
                                                                        rst
UVM_INFO tb_driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=749e
                                                                        rst
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=6345
                                                                        rst
UVM INFO tb driver.sv(24) ...top.e.agnt.drv [DRIVER] trans1: din=552a
                                                                        rst
```





UVM Documentation Errors



Existing Documentation Problems



UVM_LOW is pervasive in References, Books & Examples

UVM User Guide

Uses \$display once

No wonder the UVM books get it wrong!

Uses 3 `uvm_info macros with bugs in the examples

Uses 5 `uvm_info macro examples with uvm_low - wrong verbosity

Uses 2 `uvm_info macro examples without uvm_low - correct!

UVM Class Reference

Uses 1 `uvm_info macro with bugs in the example

Uses 3 `uvm_info macro examples with uvm_low - wrong verbosity

Uses 2 `uvm_info macro examples without uvm_low - correct!

Meade/Rosenberg UVM Book
 More than 20 examples improperly use uvм_ьоw

Cooper UVM Book
 More than 30 examples improperly use uvм_Low

For low-priority messages





Annoyances & Enhancements



Request: Modify 2 Existing Macros __sunburst Design_



- `uvm_warning has fixed verbosity of UVM_NONE
- **Enhancement:**

Set a default verbosity of uvm_none

Allow user to override default verbosity

Keeps existing UVM NONE default

Allow users to set the verbosity

- `uvm_info *REQUIRES* a verbosity setting
- **Enhancement:**
 - Set a default verbosity of uvm_medium
 - Prints by default if the user does not want to specify verbosity

Permits users to ignore adding common verbosity setting

Requests are fully backward compatible



Request: Add 2 New Verbosities



- Add: uvm_info_pass or uvm_info_success:
 - Set at verbosity level 250
 - Off by default but turn on to view successful transaction activity
- Add: UVM_LIB_DEBUG
 - Set at verbosity level 600
 - To be used by UVM library developers
 - UVM_DEBUG to be used by users
 - Reason: Too many debug messages still floating around the UVM class library



Summary of Important Guidelines



Sunburst Design Usage Guidelines

Macro Type/Verbosity	Usage Guideline	
`uvm_fatal()	fatal - test-aborting errors	Non-maskable*
`uvm_error()	errors that do not abort simulation	
`uvm_warn ()	important warnings ←	Use sparingly!
`uvm_info (UVM_NONE)	use for final reports	
`uvm_info (UVM_LOW)	high priority messages⁴	Almost always prints
`uvm_info (UVM_MEDIUM)	normal messages - replaces \$display	
`uvm_info (UVM_HIGH)	use to print passing transactions	
	conditionally print testbench & factory info	
`uvm_info (UVM_FULL)	use to print UVM status messages	
`uvm_info (UVM_DEBUG)	use to add debug messages	Almost always OFF





Thanks to my reviewers and colleagues

Great reviews of the paper and presentation slides

- Jeff Montesano and Jonathan Bromley of Verilab
- Kevin Geiger, Verification AC at Synopsys





Free IEEE SystemVerilog-2012 LRM @

http://standards.ieee.org/getieee/1800/download/1800-2012.pdf

UVM Message Display Commands Capabilities, Proper Usage and Guidelines

CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC.

CLIFFC@SUNBURST-DESIGN.COM WWW.SUNBURST-DESIGN.COM

World-class Verilog, SystemVerilog & UVM Verification Training

Life is too short for bad or boring training!