



Layered Testbench Architecture for Serial Protocol using UVM

Gaurav Brahmbhatt, Pinal Patel eInfochips Ltd.
Joe McCann
Synopsys Inc.

September 29, 2016 Hilton Austin









Agenda

Introduction

Layered Testbench Architecture

Whitebox Layers

Advantages

Summary





Introduction




Introduction





Serial Protocol having two devices connected through a link

Serial Protocol Interface
























The Solutions People



Module Hierarchy




```
module device test harness ( Link Intf link if );
// generate device wrapper
  generate
    case (DEVICE HARNESS TYPE)
     // dut device
     DUT:
         if (RDUT ENABLE==0) begin: q
            dut device wrapper #(
              .LINK INDEX (LINK INDEX ),
              .DEVICE INDEX (DEVICE INDEX),
              .IS DUT
             ) u wrap (.link if (link if));
         end
`ifdef DUT TO RDUT
         else begin: g
            dut device wrapper #(
              .LINK INDEX (LINK INDEX ),
             .DEVICE INDEX (DEVICE INDEX),
                                                            EX,i))
              .IS DUT
             ) u wrap (.link if (link if));
endif
     // vip device
     VIP:
          begin: q
            vip device wrapper #(
              .LINK INDEX (LINK INDEX ),
              .DEVICE INDEX (DEVICE INDEX),
              .IS DUT
                                                             -line
             ) u wrap (.link if (link if));
     end
    endcase
  endgenerate
endmodule : device test harness
```







Environment Hierarchy




```
define NO OF DEVICES 2
class link env extends uvm env;
 device base env device env[`NO OF DEVICES];
foreach (m device env[i])
   begin
       // factory override, to support
       // multiple env types
end class
```

```
device base env::get type(),
vip env::get type()
```



The Solutions People










The Solutions People















Configuration Hierarchy

```
test_cfg.link_cfg[0].device_cfg[0] -> dut_cfg
            test_cfg.link_cfg[0].device_cfg[1] -> rdut_cfg/vip_cfg
   Test Configuration (test_cfg)
         Link Configuration (link_cfg)
                                          Device
              Device
              Configuration[0]
                                          Configuration[1]
                                          (rdut_cfg/vip_cfg)
              (dut_cfg)
                                               RDUT/
                    DUT
                                                 VIP
// Gen3 Speed supported
                                                  // Gen3 speed not supported
'define CX GEN3 SPEED
                                                  // `define CX_GEN2_SPEED
                              Adaptability
get_param ("CX_GEN3_SPEED")
                                                  get_param ("CX GEN3 SPEED")
```


```
SpeedChangeSeq extends LinkBaseVSeq ;
 p sequencer.link cfg[0].device cfg[1].dev params.get val("CX GEN2 SPEED"))
      linkspeed = GEN2;
 else if(p sequencer.link cfg[0].device cfg[0].dev params.get val("CX GEN3 SPEED") &&
         p sequencer.link cfg[0].device cfg[1].dev params.get val("CX GEN3 SPEED"))
     linkspeed = GEN3;
 else
      linkspeed = GEN1;
 // Setup the target link speeds for both devices.
 foreach(p sequencer.link cfg.device cfg[ii]) begin
   if(p sequencer.link cfg.device cfg[ii].deviceEnvType == DUT) begin
     `uvm do on with( DutSetTrgtLinkSpeedSeq , p sequencer.device vseqr[ii],
                   { TrgtSpeed == linkspeed; })
   end
   if(p_sequencer.link_cfg.device_cfg[ii].m_deviceEnvType == VIP) begin
     `uvm do on with( VipSetLinkSpeedSeq, p sequencer.device vseqr[ii],
                   { TrgtSpeed == linkspeed; } )
   end
 end
endclass
```



The Solutions People



Sequencer Hierarchy






The Solutions People



APIs (Application Programming Interface)
























- Whitebox checkers force the emulation of DUT functionality into logical blocks
 - Often the emulation is distributed throughout the environment and testcases
- Whitebox checkers are active for all tests
 - Whitebox checks can be active during error injection tests
 - Typically End-2-End Scoreboards must the turned off during error injection
- Whitebox checkers point to the source of the bug with much greater level of granularity
- Although initial development time is required, they can greatly reduce debug effort in a project life cycle
- Optimal point for positioning of coverage code

























Advantages and Summary



Advantages





- Adaptability
- Expandable architecture
- Works well with different IP variations
- User friendly
- Higher rate of discovering bugs

Summary



- The layered architecture provides an approach to create flexible, scalable and manageable testbench to verify point to point protocol with many complex functionalities.
- This architecture has an ability to mould itself for various topologies (i.e. DUT-to-VIP or DUT-to-DUT connection), different IP variations and a range of protocols or designs. This makes it highly reusable.
- Whitebox environment helps us to find many corner case design bugs, hence stepping up the design quality significantly.





Q & A







Thank You

