

# Applying Stimulus & Sampling Outputs UVM Verification Testing Techniques

Clifford E. Cummings  
Sunburst Design, Inc.

**World-class** SystemVerilog & UVM Verification Training

September 29, 2016  
SNUG Austin

Life is too short for bad  
or boring training!

**Free IEEE SystemVerilog-2012 LRM @**  
<http://standards.ieee.org/getieee/1800/download/1800-2012.pdf>



# Agenda

Time-0 race conditions

Stimulus & verification goals

Driving stimulus - timing

Sampling inputs for prediction model

Sampling outputs - verification timing

SystemVerilog **program**

Summary & conclusions

**3 important timing points for  
testbenches and vectors**

**The paper has more details  
and more examples**

**Recommended reading:  
Bromley & Johnston's SNUG-Austin 2012  
detailed paper on Clocking Blocks**

# Time-0 Simulation and Race Conditions

## How to Avoid Time-0 Race Conditions



# Time-0

## Race conditions



- Time-0 is a tricky place in Verilog & SystemVerilog simulations
- At time-0 all **initial** and **always** blocks become active *in any order!*

The problems and solutions  
are on the next slides

# Time-0 Race Conditions

## initial - time-0 blocking assignments

```
module initial always1:
```

```
  initial
```

Active at time-0

```
    @(negedge clk) $display("%t: initial #1 negedge clk", $time);
```

```
  always begin
```

Active at time-0

```
    @(negedge clk) $display("%t: always #1 negedge clk", $time);
```

```
    wait(0);
```

```
  end
```

```
  initial begin
```

```
    clk = '0;
```

Time-0 blocking assignment

```
    forever #(`CYCLE/2) clk = ~clk;
```

```
  end
```

```
  initial
```

Active at time-0

```
    @(negedge clk) $display("%t: initial #2 negedge clk", $time);
```

```
  always begin
```

Active at time-0

```
    @(negedge clk) $display("%t: always #2 negedge clk", $time);
```

```
    wait(0);
```

```
  end ...
```

### VCS output

```
0ns: initial #1 negedge clk
0ns: always #1 negedge clk
0ns: always #2 negedge clk
10ns: initial #2 negedge clk
25ns: FINISH
```

### Simulator B output

```
0ns: always #1 negedge clk
0ns: initial #1 negedge clk
10ns: always #2 negedge clk
10ns: initial #2 negedge clk
25ns: FINISH
```

Both outputs are correct -  
Time-0 race condition!

# Time-0 Race Conditions

initial - time-0 *nonblocking* assignments

```
module initial always2:
```

```
  initial
```

Active at time-0

```
    @(negedge clk) $display("%t: initial #1 negedge clk", $time);
```

```
  always begin
```

Active at time-0

```
    @(negedge clk) $display("%t: always #1 negedge clk", $time);
```

```
    wait(0);
```

```
  end
```

```
  initial begin
```

```
    clk <= '0;
```

Time-0 *nonblocking* assignment

```
    forever #(`CYCLE/2) clk = ~clk;
```

```
  end
```

```
  initial
```

Active at time-0

```
    @(negedge clk) $display("%t: initial #2 negedge clk", $time);
```

```
  always begin
```

Active at time-0

```
    @(negedge clk) $display("%t: always #2 negedge clk", $time);
```

```
    wait(0);
```

```
  end ...
```

*initial* - bad name!  
should have been called *run\_once*

VCS output

```
0ns: initial #1 negedge clk
0ns: always #1 negedge clk
0ns: initial #2 negedge clk
0ns: always #2 negedge clk
15ns: FINISH
```

Simulator B output

```
0ns: always #2 negedge clk
0ns: initial #2 negedge clk
0ns: always #1 negedge clk
0ns: initial #1 negedge clk
15ns: FINISH
```

All blocks were active  
before first *negedge clk* -  
*NO* time-0 race condition!



# Time-0

## How to handle time-0 stimulus

- To avoid time-0 race conditions
  - Make all time-0 stimulus assignments using nonblocking assignments
  - Create and call an `initialize()` task for time-0 stimulus assignments

**UVM example**  
*(explained in detail on a later slide)*

```
...  
  
task initialize();  
    `uvm_info("RESET", "Initial reset", UVM_MEDIUM)  
    vif.rst_n <= '0;  
    vif.ld    <= '1;  
    vif.inc   <= '1;  
    vif.din   <= '1;  
endtask
```

The `initialize()` task is called at time-0  
and uses nonblocking assignments

```
task drive_tr (trans1 tr);  
    @(vif.cb1);  
    vif.cb1.din <= tr.din; ...  
endtask  
endclass
```

The `drive_tr` task will use a  
clocking block to control stimulus timing  
*(explained on later slide)*

```
task run_phase(uvm_phase phase);  
    trans1 tr;  
    initialize();  
    forever begin  
        seq_item_port.get_next_item(tr);  
        drive_tr(tr);  
        seq_item_port.item_done();  
    end  
endtask
```

`initialize()` violates  
Bromley & Johnston Guideline #1  
but time-0 is an important exception


# Stimulus and Verification Goals





# Stimulus and Verification Vectors

- When and how should the stimulus be applied?
- When and how should the outputs be verified?



**We want a common testbench for all phases of the design**

**We will examine:**  
- **sequential logic** verification timing


# Stimulus Strategies & Timing



# Stimulus Driving Strategies


Bad, Better, Best

Preview of three common  
stimulus strategies



# Stimulus Driving Strategy

## Active Clock Stimulus



### Advantage


- (1) Should work for 0-delay RTL Designs

### Disadvantages

- (1) Requires nonblocking assignments to drive stimulus
- (2) Fails setup/hold times for gate-sims
- (3) Requires testbench modifications to do gate-sims

# Stimulus Driving Strategy

## Inactive Clock Stimulus



### Advantage

(1) Works for 0-delay RTL Designs and most gate-sims


### Disadvantage

(1) Fails gate-sims if DUT input combinational delay exceeds  $\frac{1}{2}$  cycle



# Stimulus Driving Strategy

## Time-Budget Stimulus



### Advantage


- (1) Choose appropriate `clk-to-q` time budget to meet input combinational delay
- (2) Works for 0-delay RTL & gates sims with delays

# Verification Strategies & Timing




# Sequential Logic Testing

## 0-Delay RTL Model




# Sequential Logic Testing

## Gate-Level Model with Delays



# Sequential Logic Testing

## Same Testing for RTL & Gates





# Clocking Block Skews

## Definitions

- Used to specify synchronous sample & drive times

- Input skew is for sampling

Default input skew is #1step

This is perfect!

- Output skew is for driving

Default output skew is 0

*This is bad!* Change this to 20% of `clk` cycle time

Specified `clocking` block clock

Frequently  
@ (`posedge clk`)

Signal sampled here

Signal driven here

Testbench outputs are DUT inputs

Testbench inputs are DUT outputs

clock

input

input skew

output

output skew

Testbench *DRIVES* stimulus

DUT

Testbench *SAMPLES* outputs

A `clocking` block encapsulates when testbench `inputs` are sampled and when DUT stimulus is driven


# Example DUT - Program Counter

pcnt.sv

```
module pcnt (  
    output logic [15:0] dout,  
    input      [15:0] din,  
    input      ld, inc, clk, rst_n);  
  
    always_ff @(posedge clk, negedge rst_n)  
        if (!rst_n) dout <= '0;  
        else if (ld) dout <= din;  
        else if (inc) dout <= dout + 1;  
endmodule
```

Asynchronous control  
signal **rst\_n**

Synchronous signals:  
**din, ld, inc**



# Clocking Block In dut\_if

```
`ifndef CYCLE
  `define CYCLE 10
`endif
`ifndef Tdrive
  `define Tdrive #(0.2*`CYCLE)
`endif
`timescale 1ns/1ns
```

CYCLE.sv

Define the **Tdrive** (drive time) to be 20% of the clock cycle

The **interface** has a **clocking** block to control drive and sample timing

```
`include "CYCLE.sv"
interface dut_if (input clk);
```

Data type, size and signal names

```
  logic [15:0] dout;
  logic [15:0] din;
  logic      ld, inc, rst_n;
```

Inputs and outputs are declared in the **dut\_if** and in the **clocking** block


Signal names & direction

```
  clocking cb1 @(posedge clk);
    default input #1step output `Tdrive;
    input  dout;
    output din;
    output ld, inc, rst_n;
  endclocking
endinterface
```

**Sample** DUT outputs #1step before the next **posedge clk**

**Drive** DUT inputs #2ns after the next **posedge clk**

20% of the clock cycle



# Driving Stimulus

tb\_driver.sv

Full example in the paper

Clocking block drives

```
...  
  
task initialize();  
  `uvm_info("RESET", "Initial reset", UVM_MEDIUM)  
  vif.rst_n <= '0;  
  vif.ld <= '1;  
  vif.inc <= '1;  
  vif.din <= '1;  
endtask
```

The `initialize` task does not use a `clocking` block (only called at time-0)

```
task run_phase(uvm_phase phase);  
  trans1 tr;  
  initialize();  
  forever begin  
    seq_item_port.get_next_item(tr);  
    drive_tr(tr);  
    seq_item_port.item_done();  
  end  
endtask
```

```
task drive_tr (trans1 tr);  
  @(vif.cb1);  
  `uvm_info("drive_tr", tr.convert2string(), UVM_HIGH)  
  vif.cb1.din <= tr.din;  
  vif.cb1.ld <= tr.ld;  
  vif.cb1.inc <= tr.inc;  
  vif.cb1.rst_n <= tr.rst_n;  
endtask
```

Synchronize to `@(posedge clk)`  
(the sample signal used by `cb1`)

The `drive_tr` task DOES use a `clocking` block to control stimulus timing


Clocking drives: `vif.cb1.signal <= ...`

`(drive) <=`

endclass

# Asynchronous Control Signals


## Asynchronous Reset Example





# Asynchronous Control Signals

## Asynchronous Reset Example - Scenarios #1 #2 #3



# Sampling Outputs & Inputs

tb\_monitor.sv

Full example in the paper

Clocking block samples

```
...
task run_phase(uvm_phase phase);
  trans1 tr;
  tr = trans1::type_id::create("tr");
  forever begin
    sample_dut(tr);
    apert.write(tr);
  end
endtask
```

sample\_dut is assumed to be  
sync-ed to the posedge clk

```
task sample_dut (output trans1 tr);
  trans1 t;
  t = trans1::type_id::create("t");
  t.din  = vif.din;
  t.ld   = vif.ld;
  t.inc  = vif.inc;
  t.rst_n = vif.rst_n;
  @(vif.cb1);
  if (!vif.rst_n) t.rst_n = '0;
  t.dout = vif.cb1.dout;
  tr = t;
  `uvm_info("sample_dut", tr.convert2string(), UVM_FULL);
endtask
endclass
```

Inputs used to predict  
next output

DUT inputs are sampled  
on the posedge clk

Sync to  
posedge clk

Re-test async  
control inputs

DOES NOT use  
clocking block timing

Sample DUT outputs #1step  
before posedge clk

Sampling dout **DOES** use  
clocking block timing (**and =**)

Actual outputs used to compare  
against predicted (expected) outputs

Assign t to task output tr




(drive) <=

Clocking drives: vif.cb1.signal <= ...  
Clocking sample: ... = vif.cb1.signal

(sample) =

# Asynchronous Control Signals


## Sub-Cycle Asynchronous Reset



# Asynchronous Control Signals

## Sub-Cycle Asynchronous Reset

**rst\_n scenario #4**



**Reset mid-cycle**

```
interface dut_if (input clk);
  logic [15:0] dout;
  logic [15:0] din;
  logic      ld, inc, rst_n;
  logic      reset_n;
```

```
always_ff @(posedge clk, negedge rst_n)
  if (!rst_n) reset_n <= '0;
  else      reset_n <= '1;
```

```
clocking cb1 @(posedge clk);
  default input #1step output `Tdrive;
  input  dout;
  output din;
  output ld, inc, rst_n;
  input  reset_n;
endclocking
endinterface
```

**"Sticky bit" detection  
required in interface**


**Sticky reset\_n to capture  
short rst\_n pulses**

**reset\_n set to 1 on  
next posedge clk when  
rst\_n is disabled**

**Sample reset\_n in interface ...**

**... test reset\_n #1step before posedge clk  
to assign rst\_n at end of cycle**

**interface "Sticky bit"  
behavioral model**




**tb\_monitor modification**

```
...
task sample_dut (...);
  ...
  t.rst_n = vif.rst_n;
  @(vif.cb1);
  if (!vif.cb1.reset_n)
    t.rst_n = '0;
  ...
```

# Three Important Timing Points

## Summary





# SystemVerilog Programs

A SystemVerilog-2005 "enhancement" that should die!



# SystemVerilog Programs


Added to SystemVerilog-2005



- The **program** solves a problem that never should have been solved!
- The **program** has multiple restrictions when interacting with a **module**
- The **program** adds confusion to SystemVerilog event scheduling
- The **program** is not needed
- The **program** *should just die!*

The **program** is not used by UVM and is not needed!

# SystemVerilog Event Scheduling



# Summary & Conclusions



- Time-0 is a tricky place in SystemVerilog simulations
- There are three important timing values to be used by verification engineers
- (1) When to drive stimulus - use time-budgeting
- (2) When to sample inputs
  - On active clock edge for synchronous inputs
  - On active clock edge and on next active clock edge for asynchronous control signals
  - Might require *sticky-bit* technique for sub-cycle asynchronous control signal pulses
- (3) When to sample DUT outputs - #1step before next active clock edge
- Use **clocking** blocks in an **interface** to help control testbench timing
- Never use (*or quit using*) the SystemVerilog **program**

Use nonblocking assignments at time-0

20% after the active clock edge

Use #1step in a **clocking** block

**DEATH** to the SystemVerilog **program**!!

# Acknowledgements

*Thanks!*



- Jeff Montesano for his review and suggested improvements to the paper and presentation
- My colleague and friend, Jonathan Bromley for exchanges of ideas on clocking blocks and for his previous, co-authored SNUG-Austin paper detailing the behavior of clocking blocks and recommended guidelines



# Thank You





# Applying Stimulus & Sampling Outputs UVM Verification Testing Techniques

Clifford E. Cummings  
Sunburst Design, Inc.

**World-class** SystemVerilog & UVM Verification Training

September 29, 2016  
SNUG Austin

Life is too short for bad  
or boring training!

**Free IEEE SystemVerilog-2012 LRM @**  
<http://standards.ieee.org/getieee/1800/download/1800-2012.pdf>

