



OVM/UVM Scoreboards **Fundamental Architectures**

CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC.

CLIFFC@SUNBURST-DESIGN.COM WWW.SUNBURST-DESIGN.COM

World-class Verilog, SystemVerilog & OVM/UVM Training

Life is too short for bad or boring training!





Who is new to OVM/UVM?

Definition: Never used OVM/UVM -orjust started using OVM/UVM?

What you can expect:

Get an idea of what to expect (Future reference material)

Who has some OVM/UVM experience?


Definition: Has used OVM/UVM for some testing or dabbling?

Learn important techniques not concisely detailed elsewhere

Who is an OVM/UVM expert?

Definition: Very experienced OVM/UVM user or expert

Might learn a few new tricks







- Simple tutorials on UVM scoreboards are scarce
- The paper covers two fundamental scoreboard architectures

Learn to walk before you run!! **Understanding the fundamental architectures** can help engineers expand the concepts to advanced scoreboard architectures

- This presentation covers the two most important topics from the paper:
 - Using multiple uvm_analysis_imp ports on the same component
 - Scoreboard with predictor, comparator & extern sb_calc_exp function

Most of the scoreboard is fully coded

More information and details in the paper





DUT & scoreboard input-side

Take sampled transaction from tb_monitor

Typically on posedge clk

Inputs sampled on active clk edge (sampled outputs are ignored)

Use sampled inputs to predict output ◆

Hardest part of the tb scoreboard

DUT & scoreboard output-side

Take sampled transaction from tb_monitor

Outputs sampled #1step before active clk edge (sampled inputs are ignored)

Compare predicted output to actual output -


Easy - if transaction includes properly coded compare() method

Update PASS/ERROR counts and report detected errors

Keep track of statistics and report results



Scoreboard Connections Block Diagram Sunburst Design





Fundamental Scoreboard Synopsys Users Group SILICON VALLEY 2013 Architectures



- 1st scoreboard architecture:
 - Single file tb scoreboard
 - Has some complexities

Commonly shown style

- 2nd scoreboard architecture:
 - Partitioned into predictor and comparator
 - Most blocks are pre-coded ←

tb scoreboard sb predictor sb comparator

External function to calculate expected value

This is the only block that requires user modification sb_calc_exp

Called from the sb_predictor





Scoreboard Architecture #1

Includes:

- 2 uvm_analysis_imp ports
- 2 uvm_tlm_fifos



Scoreboard Architecture #1



- Single-class scoreboard features:
 - Scoreboard is coded as a single file Somewhat complex file
 - To queue expected and - Two uvm_tlm_fifos + actual output values


Two uvm_analysis_imp ports This causes some issues

> Each uvm analysis imp port requires a write() function to capture broadcast transactions

Broadcast from a uvm_analysis_port

PROBLEM: only allowed to have one write() function per class

SOLUTION: use `uvm analysis imp decl(suffix) macros to create uniquely named uvm_analysis_imp ports with corresponding write() methods



The tb_scoreboard component will be built on the next 6 slides



SILICON VALLEY 2013

Multiple Analysis Implementation Ports Sunburst Design



These will become required < suffix> names for ports and methods


```
`uvm analysis imp decl( drv)←
                                       `uvm analysis imp decl macros create
`uvm analysis imp decl( mon) ←
                                     multiple analysis ports in the same component
class tb scoreboard extends uvm scoreboard;
  `uvm component utils(tb scoreboard)
                                               The suffix names are then required
  uvm analysis imp drv #(...) ...; ←
                                               in the uvm analysis imp< SUffix>
  uvm analysis imp mon #(...) ...; ◀
                                                   analysis imp port names
  . . .
  function void write drv(...); ←
                                                 The suffix names are also
  endfunction
                                               required in the write < suffix>
                                                      method names
  function void write_mon(...);
  endfunction
endclass
```



Scoreboard w/ uvm_tlm_fifos



The run_phase() task gets the expected transaction from the expfifo and the output transaction from the outfifo, then compares the outputs





TB Scoreboard - Multiple Analysis Ports unburst Design

synopsys Users Group tb_scoreboard.sv (Part 1 of 4)

```
`uvm_analysis_imp_decl macros create
`uvm analysis_imp decl( drv) ←
`uvm analysis_imp decl( mon) ←
                                     multiple analysis ports in the same component
class tb scoreboard extends uvm scoreboard;
  `uvm_component_utils(tb scoreboard)
 uvm_analysis_imp_drv #(trans1, tb scoreboard) aport drv;
 uvm_analysis_imp_mon #(trans1, tb scoreboard) aport mon;
                                                Recommended: use the < suffix>
 uvm_tlm_fifo #(trans1) expfifo;
                                             name as part of the port handle-names
 uvm_tlm_fifo #(trans1) outfifo;
 function new (string name, uvm component parent);
                                                       Use two uvm tlm fifos to
    super.new(name, parent);
                                                          build the scoreboard
 endfunction
 function void build phase(uvm phase phase);
    super.build phase(phase);
                                                 Construct the two analysis ports
    aport_drv = new("aport_drv", this);
                                                    using new() constructors
    aport mon = new("aport mon", this); ←
   expfifo = new("expfifo", this, 0);←
                                                  Construct the two unbounded TLM
   outfifo = new("outfifo", this, 0);←
                                                   FIFOs using new() constructors
  endfunction
```





Scoreboard Architecture #2

Includes:

- Predictor w/ extern sb_calc_exp function
- Comparator w/ 2 uvm_tlm_analysis_fifos




Scoreboard Architecture #2



- Predictive scoreboard built from pre-coded blocks
- Scoreboard blocks:

Fully coded scoreboard wrapper tb scoreboard + Fully coded predictor with extern sb predictor ← sb_calc_exp function call Extern function - requires the sb calc exp expected value to be calculated Only scoreboard file that requires coding sb comparator Fully coded comparator utilizing uvm tlm analysis fifoS





Scoreboard


This file is pre-coded synopsys Users Group W/ Predictor & Compa no modification required



```
class tb_scoreboard extends uvm_scoreboard;
  `uvm_component_utils(tb_scoreboard)
                                                   Declare uvm analysis export
                                                               handles
 uvm analysis export #(trans1) axp in;
 uvm analysis export #(trans1) axp out;
  sb predictor
                                prd;
                                                   Declare the predictor and
  sb_comparator
                                cmp;
                                                      comparator handles
  function new(string name, uvm component parent);
  function void build phase(uvm phase phase);
    super.build phase(phase);
                                                             new()-construct the
    axp in = new("axp in", this); 
                                                               analysis exports
    axp out = new("axp out", this); 
            = sb_predictor::type_id::create("prd", this); ←
    prd
                                                             Create the predictor
            = sb_comparator::type_id::create("cmp", this);
    CMP
                                                               and comparator
  endfunction
  function void connect phase ( uvm phase phase );
    axp in.connect
                          (prd.analysis_export);
                                                          Connect:
    axp_out.connect
                          (cmp.axp_out);
                                                          to prd analysis export
                                           sbd axp in
    prd.results ap.connect(cmp.axp in);
  endfunction
                                           sbd axp out
                                                          to cmp axp out
endclass
                                           prd results ap to cmp axp in
```









File: sb_predictor.sv





be an extern function

```
class sb_predictor extends uvm_subscriber #(trans1);
                                                         Declare a results ap
  `uvm component utils(sb predictor)
                                                          analysis port handle
 uvm analysis port #(trans1) results ap;
                                                         Construct the results ap
                                                         analysis port using new()
 function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction
                                                         t transaction is passed
  function void build phase (uvm phase phase);
                                                         to the write() method
    super.build phase(phase); __
    results_ap = new("results_ap", this);
                                                           Declare exp tr
  endfunction
                                                         (expected transaction)
  function void write(trans1 t);
                                                         t is sent to sb calc exp()
    trans1 exp_tr; 	
                                                         (exp_tr gets return value)
    exp_tr = sb_calc_exp(t); 
                                                           exp tr return value is
    results_ap.write(exp_tr); 	
                                                         written to the results ap
  endfunction
  extern function trans1 sb calc exp(trans1 t); +
                                                         Declare sb calc exp to
endclass
```



SILICON VALLEY 2013

Calculate Expected Output



Synopsys Users Group SD_Calc_exp


This file requires user modification

sb calc exp extern function of sb predictor

```
Input transaction (t)
function trans1 sb_predictor::sb_calc_exp (trans1 t);
 static logic [15:0] next_dout; ←
                                                 static ... next dout
        logic [15:0] dout;
                                              Save next dout values between
                                                 calls to sb calc exp()
 trans1 tr = trans1::type_id::create("tr");
                                                         Create an expected
  `uvm_info(get_type_name(), t.convert2string(), UVM HIGH)
                                                          transaction (tr)
 // async reset: reset the next_dout AND current dout values -OR-
 // non-reset : assign dout values & calculate the next dout values
 dout = next dout;
                                                          Calculate the
    (!t.rst_n) {next_dout,dout} = '0;
                                                        expected output
 value
 else if ( t.inc) next dout++;
 // copy all sampled inputs & outputs
                                                         Copy input t to
 tr.copy(t); \leftarrow
                                                          expected tr
 // overwrite the dout values with the calculated values.
 // dout values were either calculated in the previous cycle
 // or asynchronously reset in this cycle
 tr.dout = dout; ←
                                    Overwrite expected dout with calculated
 return(tr); ←
                                      dout ... then return the tr transaction
endfunction
```









This file is pre-coded no modification required



(Part 1 of 3)

```
class sb_comparator extends uvm_component;
                                                   File: sb comparator.sv
  `uvm component utils(sb comparator)
 uvm analysis export #(trans1) axp in;
 uvm analysis export #(trans1) axp out;
 uvm tlm analysis fifo #(trans1) expfifo;
 uvm_tlm_analysis_fifo #(trans1) outfifo;
  function new (string name, uvm component parent); ...
  function void build phase(uvm phase phase);
    super.build phase(phase);
   axp in = new("axp in", this);
    axp out = new("axp out", this);
    expfifo = new("expfifo", this);
   outfifo = new("outfifo", this);
  endfunction
  function void connect phase(uvm phase phase);
    super.connect phase(phase);
    axp_in.connect (expfifo.analysis_export);
    axp_out.connect(outfifo.analysis_export);
  endfunction
```





```
File: sb comparator.sv
                                                          (Part 2 of 3)
task run phase(uvm phase phase);
  trans1 exp tr, out tr;
  forever begin
    `uvm_info("sb_comparator run", "WAITING for expected output", UVM_DEBUG)
    expfifo.get(exp_tr);
    `uvm_info("sb_comparator run", "WAITING for actual output", UVM DEBUG)
    outfifo.get(out tr);
                                                   If the compare() method is setup
    if (out_tr.compare(exp_tr)) begin
                                                    in the trans1 transaction class.
                                                       this code will work as is
                                                   (no need to reference explicit signals)
      PASS();
      `uvm info ("PASS ", $sformatf\"Actual=%s
                                                   Expected=%s \n",
                         out tr.output2string(), exp tr.convert2string()), 250)
    end
    else begin
      ERROR();
      `uvm error("ERROR", $sformatf("Actual=%s
                                                  Expected=%s \n",
                           out tr.output2string(), exp tr.convert2string()))
    end
                                                       ... else, explicit comparison
  end
                                                        code must be added here
endtask
              Output messages show actual outputs,
                   expected outputs AND inputs
```





```
File: sb_comparator.sv
                                                             (Part 3 of 3)
  . . .
  int VECT CNT, PASS CNT, ERROR CNT;
  function void report_phase (uvm_phase phase);
    super.report phase(phase);
                                                     report phase() used to show
    if (VECT CNT && !ERROR CNT)
                                                         final PASS/FAIL message
      `uvm info("PASSED",
      $sformatf("\n\n\n*** TEST PASSED - %0d vectors ran, %0d vectors passed ***\n",
                  VECT CNT, PASS CNT), UVM LOW)
    else
      `uvm_error("FAILED",
      $sformatf("\n\n\*** TEST FAILED - %0d vectors ran, %0d vectors passed, %0d vectors failed ***\n",
                  VECT_CNT, PASS_CNT, ERROR CNT)
  endfunction
  function void PASS();
    VECT CNT++;
                                    PASS() and ERROR()
    PASS CNT++;
                                       called from the
  endfunction
                                     run phase() task
  function void ERROR();
    VECT_CNT++;
    ERROR CNT++;
  endfunction
endclass
```



Summary & Conclusions



- Scoreboard Architecture style #1:
 - Requires two uvm_analysis_imp ports
 - Corresponding write() methods
 - Uses `uvm_analysis_imp_decl() macros +

Not just for scoreboards!!

Technique that is required for any multi-analysis-imp port component

- Scoreboard Architecture style #2:
 - Uses pre-coded components ←

Greatly simplifies scoreboard development

- Only requires user to finish the external sb_calc_exp() function
- Remember: add a compare(), method to the transaction

Also simplifies scoreboard development





Thanks to my good friends and colleagues

Great reviews of the paper and presentation slides

- Al Czamara
- Stu Sutherland
- Chris Spear
- Jean Fong





OVM/UVM Scoreboards Fundamental Architectures

CLIFFORD E. CUMMINGS

SUNBURST DESIGN, INC.

CLIFFC@SUNBURST-DESIGN.COM
WWW.SUNBURST-DESIGN.COM

World-class Verilog, SystemVerilog & OVM/UVM Training

Life is too short for bad or boring training!