



A tailor-made checker for specific DV challenges

Kisa Shen (author & presenter) Yu-Juei Chen (co-author) (Mediatek Inc.)

Jack Yen (co-author) (Synopsys)

Sept. 6, 2017 SNUG Taiwan







Agenda

Interface Signals

Ultra/Flush Signal Pair

Verification difficulties

VC App Solution

Experiment Result

Conclusion

Future Work


2

Interface signals





Master




Slave







LET ME GO FIRST!!!














- ultra
 - Generated by Master
 - Priority indicator
- flush
 - Generate by Queue/Arbiter
 - Indicate preceding low priority command block following high priority command
- One-hot signaling

```
ultra[3:0]
■1xxx = U8; 01xx = U4; 001x = U2; 0001= U1;
■Priority: U8 > U4 > U2 > U1
■1xxx = F8; 01xx = F4; 001x = F2; 0001= F1;
■Priority: F8 > F4 > F2 > F1

ultra[3:0] ⇔ flush[3:0]
■U8 = F8, U4 = F4, U2 = F2, U1 = F1
```




































Existing Threats








Existing Threats








Instance A Instance B ultra_out flush_1 flush_out CASE 3


Existing Threats








CASE 4









Verification difficulties



When simulation based verification is not good enough ...




- Static check
 - Efficient
 - Reliable



Verification difficulties



- Verification difficulties
 - QoS signals don't affect simulation outcome
 - Flush signal values are generated by interface depending on the bus traffic




VC App Solution





- Static Connectivity Check
- Treat Ultra as golden
- Verification goals
 - Ultra and Flush must connect to the same destination
 - Ultra and Flush must be pairs
 - Tied constant scenarios must be reviewed











Ultra/Flush Checker

report



Finding target modules

Signal pair identification

Connectivity Checking

Report generation

Step-by-Step



- Finding Target Modules
 - Search for all the modules that contain ultra signals
 - Exclude modules from the exclude file for efficiency
- Identifying Ultra/Flush signal pairs

```
prefixultrasuffix [input [WIDTH-1:0]] => prefixflushsuffix [input [WIDTH-1:0]]

hultra_m [input [3:0]] => hflush_m [input [3:0]]

ultra_s [output [1:0]] => flush_s [output [1:0]]

m1_awultra [input [3:0]] => m1_awflush [input [3:0]]
```

Step-by-Step





Connectivity check

- We treat Ultra signals as golden
- Use VC App functions to trace the destination of a Ultra signal, then check its corresponding flush signal must connect the same


Report Generation

- Gives separate reports for error and warning messages
- Designer can review the reports and fix the design, or modify the exclusion file
- Keep track of the total error/warning numbers

Use model for end user







Experiment Result





Severity	Scenario	Case 1 Error Found	Case 2 Error Found
Error	UFE1 – Ultra/Flush destination mismatch	774	4060
	UFE2 – Ultra/Flush naming mismatch	324	5182
	UFE3 – Ultra floating but Flush not	2	24
Warning	UFW1 – Ultra not having corresponding Flush	5238	9624
	UFW2 – Ultra/Flush range mismatch	4	0
	UFW3 – Ultra tied constant	50	121

Experiment Results



Error & Warning Reports

```
* VC App: Ultra/Flush Check
* Report : ultra flush check 0822.log
  Date : 2017-08-22 11:54:45
[Error]-UFE1. ultra port "chip tmdl.u chip.u mdsys top wrap.md2ap GALS M2S ultra m lat a0[1]" connects to instance "chip t
mdl.u chip.u infra peri par wrap.u infra top par wrap.u infra top pwr wrap.infra top.u infra md par wrap.mdsys intf pwr wr
ap.mdsys intf.u md2ap ahb GALS SLV.ultra m lat M2S GALS BUF[1].dtc ultra m lat M2S GALS BUF", yet flush port "chip tmdl.u
chip.u mdsys top wrap.md2ap GALS M2S flush m lat a0[1]" does not connect the same.
[Error]-UFE1. ultra port "chip tmdl.u chip.u mdsys top wrap.md2ap GALS M2S ultra m lat a0[1]" connects to instance "chip t
mdl.u chip.u infra <u>peri par wrap.u infra top par wr</u>ap.u infra top pwr wrap.infra top.u infra md par wrap.mdsys intf pwr wr
ap.mdsys_intf.u_m([Warning]-UFW1. Module instance "chip tmdl.u chip.u mdsys top_wrap.u_mdsys_top.u_modeml1sys_wrap.u_dfe0_par
ip_tmdl.u_chip.u_! wrap.dfesys0 pwr wrap.u dfesys0.dfe bus intf.u dfe 2x1 intc cabgen.u dfe masif 2x1.u dfe masif 2x1 aw mux"
[Error]-UFE1. ult contains ultra port "m0 awultra", yet no corresponding flush port.
mdl.u_chip.u_infr:[Warning]-UFW1. Module instance "chip tmdl.u_chip.u_mdsys_top_wrap.u_mdsys_top.u_modeml1sys_wrap.u_dfe0_par
ap.mdsys_intf.u_m wrap.dfesys0 pwr wrap.u dfesys0.dfe bus intf.u dfe_2x1_intc_cabgen.u_dfe_masif_2x1.u_dfe_masif_2x1_aw_mux"
chip.u_mdsys_top_\_contains ultra port "m1_awultra", yet no corresponding flush port.
[Error]-UFE1. ult
                  [Warning]-UFW1. Module instance "chip tmdl.u chip.u mdsys top wrap.u mdsys top.u modeml1sys wrap.u dfe0 par
mdl.u chip.u infr
                  wrap.dfesys0 pwr wrap.u dfesys0.dfe bus intf.u dfe 2x1 intc cabgen.u dfe masif 2x1.u dfe masif 2x1 aw mux"
ap.mdsys intf.u mo-
                  contains ultra port "s awultra", yet no corresponding flush port.
ip tmdl.u chip.u r
                  [Warning]-UFW1. Module instance "chip tmdl.u chip.u mdsys top wrap.u mdsys top.u modeml1sys wrap.u dfe0 par
                  wrap.dfesys0 pwr wrap.u dfesys0.dfe bus intf.u dfe 2x1 intc cabgen.u dfe masif 2x1.u dfe masif 2x1 ar mux"
                  contains ultra port "m0 arultra", yet no corresponding flush port.
```

Conclusion





- We utilized static tool to achieve verification goals that can not be accomplished by simulation
- We showed a practical solution to generate clear reports for efficient review
- This solution is adopted to verify our CBIP designs and is capable of finding real bugs

Future Work



- There are other scenarios where simulation can't provide suitable verification. It doesn't have to be "Ultra/Flush" signals.
- Our Future work is to deploy this methodology to other connectivity checking needs. Expand the possibilities to the fullest.





Thank You

