





Using Synopsys VCS to connect a Company's SystemC Verification Methodology to Standard Concepts of UVM

Dipl.-Inform. Frank Poppen

OFFIS Institute For Information Technology

June 25, 2015 SNUG Germany



The Challenge



- electronics in heterogeneous systems
- ambient and safety relevant


increasing complexity

design and verification

lining up for the task

tailored solutions


- standards
- languages
- tools



No "One Size Fits All"



- verification engineers choose and combine what ...
 - fits best for the company
 - the design-team
 - the application domain
 - (budget, roadmap, ...)
- deep roots in the design process
- changes endanger productivity
- change carefully and incrementally





Agenda

Motivation

Verification Islands

Matching Concepts of UVM and IFS

Bus Arbiter Test Case


UVMC can do / cannot do

Architecture of the Experiment

Conclusions

Bring it All Together






Verification Islands



Methodologies & Concepts

(Hardware Design)
Languages

Frameworks & Tools









IFS long before SystemVerilog




- enhanced from VHDL with ...
 - VHDL-AMS
 - SystemC
 - Matlab/Simulink
 - (and now SystemVerilog and UVM)



- SystemC based library simulates with any simulator (IEEE 1666)
- tailored to relevant use scenarios in special contexts
- simple IFS command language for (self-checking) test cases
 - digital designer
 - analog designer
 - verification engineer
 - system engineer
 - software engineer








UVM Environment
UVM Agent
UVM Sequence
UVM Sequence Item








- TBM directly correlates to UVM agent
- transactor between test bench and DUV
- translate messages/commands to bit wiggles
- Objective: reuse of UVM agents delivered with UVM test environment / verification IP

UVM agent can be used inside SystemC







- TBM directly correlates to UVM agent
- transactor between test bench and DUV
- translate messages/commands to bit wiggles
- Objective: reuse of UVM agents delivered with UVM test environment / verification IP
- UVM agent can be used inside SystemC

connects any SystemC test bench to SV UVM ...
 does not rely on the IFS library!



Bus Arbiter Test Case




Simple Switched Bus Arbiter



CF (Command File)

 configurable number of bus masters and slaves

- suited for experiment
 - simple to understand
 - easy to verify
- used for several mixedlanguage simulations evaluations
- VHDL, Verilog and SystemC



Simple Switched Bus Arbiter



CLK PERIOD 10 ns CLK RESET 0 12


ALL SYNC ALL

#loop 4
ALL SYNC ALL
MS1 Write \$(100*#i) \$(100+#i)
MS1 Read \$(100*#i) \$(100+#i)
#eol

ALL SYNC ALL

SL1 print "End Of Test Script"

ALL QUIT



Simple Switched Bus Arbiter



SystemC 2.3.0-ASI --- Nov 29 2013 14:57:17 Copyright (c) 1996-2012 by all Contributors, ALL RIGHTS RESERVED INFO (0 s) Loading script: 'control.cmd'

Wind in a tir he that the

10- Vm. C. J. V . /L~ [SL3,350 ns] (Address: 100, Value: 101) Read [MS1,360 ns] (Address: 100, Value: 101) Read Write (Address: 200, Value: 102) [MS1,410 ns] (Address: 200, Value: 102) [SL2.420 ns] Write [SL2,490 ns] (Address: 200, Value: 102) Read [MS1,500 ns] Read (Address: 200, Value: 102) (Address: 300, Value: 103) [MS1.550 ns] Write (Address: 300, Value: 103) [SL1,560 ns] Write [SL1,630 ns] Read (Address: 300, Value: 103) (Address: 300, Value: 103) [MS1,640 ns] Read INFO (640 ns)[SL1] End Of Test Script

INFO (640 ns) SIMULATION END FROM COMMAND **FILE**


INFO (640 ns) Exiting simulation.

Info: /OSCI/SystemC: Simulation stopped by user.

INFO (640 ns) Report:

INFO (640 ns) Encountered errors: 0

INFO (640 ns) Encountered warnings: 0







UVMC can do / cannot do



UVM Connect (Verification Academy) (sn









- interconnect UVM and SystemC
- UVMC is an open-source UVM/OVM-based library
- uses System Verilog <u>Direct Programming Interface</u>
- good for TLM messages and control commands
- less good for RT level signal interfacing

UVM Connect (Verification Academy)(s)



Je el Þ 🔀 36 36





iiii 💹 🍱

- interconnect UVM and SystemC
- UVMC is an open-source UVM/OVM-based library
- uses System Verilog <u>Direct Programming Interface</u>
- good for TLM messages and control commands
- less good for RT level signal interfacing
 instantiation through foreign language module




Architecture of the Experiment



Architecture of the Experiment







```
wrap_uvm_master::CTOR(): Connecting TLM port
1:
2:
       Connecting an SC-side proxy chan for 'bus arbiter tb.MS1.port 10' with
      lookup string 'sc_wrap_MS1' for later connection with SV
                  uvm_test::CTOR(): instantiating UVMC test
3:
4:
      INFO (0 s)[bus arbiter tb.MS1] Registered module 'bus arbiter tb.MS1
5:
      ...(also MS2 to MS4)
6:
      INFO (0 s)[bus_arbiter_tb.SL1] Registered module 'bus_arbiter_tb.SL1'
7:
      ...(also SL2 to SL4)
8:
      INFO (0 s)[bus arbiter tb.CLK] Registered module 'bus arbiter tb.CLK'
      INFO (0 s) Loading script: 'control.cmd'
9:
10:
      INFO (0 s) Finished loading
```

SystemC elaboration phase
SystemC part of UVMC opens port
IFS registers test bench modules
loading command file



```
11:
      Chronologic VCS simulator copyright 1991-2014
12:
      Contains Synopsys proprietary information.
13:
      Compiler version J-2014.12-1; Runtime version J-2014.12-1; Feb 20 11:15 2015
14:
      UVM-1.1d.Synopsys
15:
      (C) 2007-2013 Mentor Graphics Corporation
16:
17:
      (C) 2007-2013 Cadence Design Systems, Inc.
      (C) 2006-2013 Synopsys, Inc.
18:
      (C) 2011-2013 Cypress Semiconductor Corp
19:
20:
                 wrap uvm master::initialiseModule(): Raising objection for UVM phase 'run'!
21:
22:
      UVMC-2.2
23:
24:
      (C) 2009-2012 Mentor Graphics Corporation
25:
26:
      Registering SV-side 'sc wrap MS1.ifs monitor.in' and
      lookup string 'sc wrap MS1' for later connection with SC
      UVM_INFO @ 0 ns: reporter [RNTST] Running test ...
27:
```

UVM phasing starts after SystemC elaboration
SystemC raising run phase objection
UVMC starts
System Verilog part of UVMC opens port

collect data phase.



- 28: Connected SC-side 'bus arbiter tb.MS1.port 10' to SV-side 'sc wrap MS1.ifs monitor.in' UVM INFO .../tb uvm/ubus example master seq pkg.sv(134) 29: 0 ns: sc wrap MS1.sequencer@@master memory seq [master memory seq] master memory seq starting... 30: [bus arbiter tb.CLK,100 ns] reset gets passiv 31: [bus arbiter tb.SL1,100 ns] set slave offset = 300 32: ... (configuring SL1 to SL4) 33: UVM INFO .../tb uvm/ubus master driver pkg.sv(89) @ 110 ns: sc wrap MS1.driver [ubus master driver] ubus_master_driver::get_and_drive(): Waiting for Item on seq_item_port! wrap_uvm_master::Write(): Sending_payload cmd:2 parameters:100_98} to MS1.socket at time 150 34: UVM INFO ../tb uvm/ifs command monitor pkg.sv(75) @ 150 ns: sc wrap MS1.ifs_monitor [ifs_command_monitor] 35: ifs command monitor::b transport(): SC-TLM communication received: cmd 00000002, parameters - '{"100", "98"} UVM INFO ../tb uvm/ifs command monitor pkg.sv(116) @ 150 ns: sc wrap MS1.ifs monitor [ifs command monitor] 36: ifs command monitor::peek(): Informing driver to drive cmd-2, addr-100, data-37: UVM_INFO __/tb_uvm/ubus_master_driver_pkg.sv(91) @ __150 __ns: sc wrap MS1.driver [ubus master driver] ubus master driver::get_and_drive(): Received Item on seq_item_port! 38: [bus arbiter tb.SL3,190 ns] Write (Address: 100, Value: 98) ../tb uvm/ubus_master_monitor_pkg.sv(173) 39: UVM INFO 195 [ubus master monitor] sc wrap MS1.monitor ns:
- both ports SC and SV get connected


 SystemC sending payload

 SystemVerilog receiving payload

 UVM agent (driver) receiving sequence item



```
56:
      INFO (2050 ns)[bus arbiter tb.SL1] ------
      INFO (2050 ns)[bus_arbiter_tb.SL1] End Of Test Script Reached...
57:
      INFO (2050 ns)[bus_arbiter_tb.SL1] ------
58:
59:
      INFO (2050 ns) Exiting simulation.
60:
      SystemC: simulation stopped by user.
      ********* wrap_uvm_master::finaliseModule(): Dropping objection for UVM phase 'run'
61:
62:
            VCS Simulation Report
63:
      Time: 2050000 ps
```











- evolution of tailored verification methods to UVM
- UVM agents can be controlled in SystemC test environments
- approach is generic: IFS library is not mandatory





- evolution of tailored verification methods to UVM
- UVM agents can be controlled in SystemC test environments
- approach is generic: IFS library is not mandatory
- standards for SV/DPI and SC are mature to support UVMC
 - worked for simulators VCS, Questa and Incisive
- complex interferences between SystemVerilog, UVM, UVMC, SystemC and simulator
- future work
 - reverse approach and use TBM in UVM test environment
 - Accellera Multi Language Working Group (MLWG):
 "to create a standard and functional reference for interoperability of multi-language verification environments and components."





future work

- reverse approach and use TBM in UVM test environment
- Accellera Multi Language Working Group (MLWG):
 "to create a standard and functional reference for interoperability of multi-language verification environments and components."



- evolution of tailored verification methods to UVM
- UVM agents can be controlled in SystemC test environments
- approach is generic: IFS library is not mandatory
- standards for SV/DPI and SC are mature to support UVMC
 - worked for both simulators Questa and Incisive
 - no real doubt would work with VCS
- complex interferences between SystemVerilog, UVM, UVMC, SystemC and simulator
- future work
 - reverse approach and use TBM in UVM test environment
 - Accellera Multi Language Working Group (MLWG):
 "to create a standard and functional reference for interoperability of multi-language verification environments and components."







Thank You

Acknowledgements: This work has been funded by the German Federal Ministry for Education and Research (Bundesministerium für Bildung und Forschung, BMBF) under the grant 01IS13022 (project EffektiV). The content of this publication lies within

