# A Reusable Verification Testbench Architecture Supporting C and UVM Tests

Richard Tseng

Qualcomm



#### Agenda



- Background & Requirements
- Testbench Architecture Overview
- Challenges & Solutions
- Summary
- Q&A



### **Background & Requirements**


#### **Background**



- C was primarily used for modem mission mode testing
  - Thousand lines of legacy tests written in C
  - Hundred of scripts have been created to auto generate C tests
  - C test code and scripts have evolved over many product generations
  - They have been proven as "golden" regression suite
  - Randomizations were performed with Perl scripts
    - Randomized results are stored in multiple C data objects
    - C functions are called to access C data objects
- SV constraint solver is still used for bus interface testing & protocol compliance checking
- System engineering team (6 senior engineers) provides reference models and "test scenarios"

#### **Test Scenario Generation**





#### **Verification Requirements**




- Use UVM to build testbench
  - It's the latest and greatest technology
  - Strong EDA vendor support
  - Testbench components and test sequences can be reused
- Use API tasks to create C and UVM tests
- Reuse C and UVM tests in future design generations and various testbench platforms
- Run C and UVM tests simultaneously
- Migrate all legacy C tests to UVM sequences
- Integrate UVM Register Layer



# Testbench Architecture Overview

#### **Testbench Architecture Overview**










- 1. Building C-SV communication interface
- 2. Driving test flow with C and/or UVM sequences
- 3. Creating UVM sequences with API Tasks
- 4. Reusing high-level C and UVM tests and testbench components



- 1. Building C-SV communication interface
- 2. Driving test flow with C and/or UVM sequences
- 3. Creating UVM sequences with API Tasks
- 4. Reusing high-level C and UVM tests and testbench components

#### Top-level interface - top\_if






- Define a set of SV API tasks for each generic interface
- Export SV API tasks to C domain
- Import C test functions
- Define sub-interface (interface of Interface)
  - Each sub-interface communicates with a C-SV translation sequence and a set of API tasks
  - Add semaphore and synchronization events to handle the race conditions
- Instantiate multiple sub-interfaces

#### Sub Interface - gpb\_c\_if.sv





```
interface gpb c if();
  import gpb pkg::*;
  gpb op type cmd;
  bit[31:0] addr;
  bit[31:0] data;
  int unsigned nop cycle;
    synchronization events and
  // semaphore
  event
            cmd rdy;
  event cmd done;
  semaphore tr sm;
endinterface: gpb c if
```

#### Top-level interface (top\_if.sv)



```
interface top_if(...);
   // 1 - Instantiate sub interface (gpb_c_if)
   gpb_c_if gpb_c_if0();
```

```
// 4 - Export API task to C
export "DPI-C" gpb_write = task gpb_write_dpi;
endinterface
```


#### **Define API task**



```
task automatic gpb write dpi(input int unsigned addr,
                             input int unsigned data);
 gpb c if0.tr sm.get(1); // blocks until get one key
  // perform write operation
 gpb c if0.cmd = gpb pkg::WRITE;
 gpb c if0.addr = addr;
 gpb c if0.wr data = data;
 ->gpb c if0.cmd rdy; // start the write operation
 @gpb c if0.cmd done; // wait for translation seq trigger
 gpb c if0.tr sm.put(1); // put a key back
endtask: gpb write dpi
```

#### C-SV Translation Sequence





#### Launch C-SV translation sequence



 Translation sequences are created in the base test, and forked-off at the beginning of a simulation

```
class base test extends uvm test;
  virtual task run phase (uvm phase phase);
    fork
      begin: start gpb c2sv xl vseq
        gpb c2sv x1 vseq vseq0;
        vseq0 = gpb c2sv xl vseq::type id::create(...);
        vseq0.start(vsqr.gpb sqr);
      end: start gpb c2sv xl vseq
      begin: start gst c2sv xl vseq
        gst c2sv xl vseq vseq0;
        vseq0 = gst c2sv xl vseq::type id::create(...);
        vseq0.start(vsqr.gst sqr);
      end: start gst c2sv xl vseq
    join none
  endtask: run phase
endclass: base test
```



- 1. Building C-SV communication interface
- 2. Driving test flow with C and/or UVM sequences
- 3. Creating UVM sequences with API Tasks
- 4. Reusing high-level C and UVM tests and testbench components

# Drive test flow with C or UVM sequences



- All tests are launched from UVM sequence.start(sequencer)
- C test can be launched as below:

```
interface top if();
  export "DPI-C" gpb write = task gpb write dpi;
  export "DPI-C" gpb_read = task gpb_read_dpi;
  export "DPI-C" gpb nop = task gpb nop dpi;
  import "DPI-C" c test = task c test dpi;
endinterface;
class my sv seq extends prj base seq;
 virtual task body() begin
    // p sequencer has the handle of top if
    // top if has the c test imported
                                        void c test() {
   p sequencer.top if0.c test dpi();
                                          gpb write(addr1, data1);
  endtask: body
                                          gpb read(addr2, &data2);
endclass
                                          gpb nop(10);
```

#### Launch multiple C/UVM mixed tests



```
interface top if (...); // import c test1
  import "DPI-C" context c test1 = task c test1 dpi();
endinterface
class multi procs vseq extends prj base sequence;
  task body();
    fork
      begin: proc 1 // launch C function
        p sequencer.top if0.c test1 dpi();
      end
      begin: proc 2 // launch SV sequence
        my sv seq.start(p sequencer);
      end
    join
  endtask: body
endclass: multi procs vseq
```



- 1. Building C-SV communication interface
- 2. Driving test flow with C and/or UVM sequences
- 3. Creating UVM sequences with API Tasks
- 4. Reusing high-level C and UVM tests and testbench components

# **Creating UVM sequences with API tasks**



- C tests are usually programmed with API tasks
- Typically in an UVM testbench, UVM macros are used to create a test sequence
  - i.e. `uvm\_do(), `uvm\_do\_with(), `uvm\_do\_on\_with()
- UVM "do" macros don't match the legacy C tests, using API tasks is more consistent
- To reuse C tests in an UVM testbench, C API tasks need to be mapped to UVM sequences
  - Constraints can be specified in API task arguments
  - Default constraints can be specified within the API task

#### **UVM** "do" macro versus API tasks



Transaction generated with "do" macro:

Equivalent transaction using API task:

```
// axi_master_write(address, data)
axi_master_write('h1000, 'h1234_5678);
```

#### **Create Transaction with API tasks**



```
task axi master base seq::axi master write(input bit [31:0] addr,
                                         input bit [31:0] data);
                               Create a sequence item
  uvm create(req)
 assert (req.randomize() with {
     req.cmd type == AXI WR INC;
     req.address == addr;
     req.data == data
                                  Randomize with address,
     req.burst length == 1;
                                  data, and default
     req.burst size == 4;
                                  constraints
     req.bready delay == 1;
     req.avalid delay == 0;
   }) else begin
     `uvm fatal(....)
    end
                           Send to sequencer
  uvm send(req)
endtask: axi master write
```

### **Test Sequence Created with API Tasks**



```
task my_test_seq::body():
    axi_master_write(reg1, data);
    axi_master_read(reg2, data);
    axi_master_nop(10); // idle for 10 clocks
    axi_slave_bkdr_write(addr1, 32'h1234_5678);
    axi_slave_bkdr_read(addr2, read_data);
endtask
```



- 1. Building C-SV communication interface
- 2. Driving test flow with C and/or UVM sequences
- 3. Creating UVM sequences with API Tasks
- 4. Reusing high-level C and UVM tests and testbench components

# Map generic transactions to bus interface specific API tasks



- Portable tests are composed of generic API tasks
- GPB (Generic Primary Bus) tasks
  - Mapped to front-door register interface/primary interface transactions:
    - gpb\_write() => axi\_master\_write()
    - gpb\_read() => axi\_master\_read()
- GST (Generic Slave Transaction) tasks
  - Mapped to slave device's back-door transactions
    - gst\_bkdr\_write() => axi\_slave\_bkdr\_write()
    - gst\_bkdr\_read() => axi\_slave\_bkdr\_read()

# Map generic transactions to bus interface specific API tasks



```
// generic test sequence
task my_test_seq::body():
   gpb_write(reg1, data);
   gpb_read(reg2, data);
   gpb_nop(10); // idle for 10 clocks
   gst_bkdr_write(addr1, 32'h1234_5678);
   gst_bkdr_read(addr2, read_data);
endtask
```

#### Maps to:

```
// bus interface specific sequence
task my_test_seq::body():
   axi_master_write(reg1, data);
   axi_master_read(reg2, data);
   axi_master_nop(10); // idle for 10 clocks
   axi_slave_bkdr_write(addr1, 32'h1234_5678);
   axi_slave_bkdr_read(addr2, read_data);
endtask
```

#### Make C and UVM tests identical!



```
class sv_main_seq extends prj_base_seq;
 task body();
   bit[31:0] read data:
    `uvm_info(get_type_name(), "Test starts", UVM MEDIUM)
   gpb_write(control_reg, 32'h0000_3204);
   gpb_read(status_reg, read_data);
   gst_bkdr_write('h400, 32'hA5);
   gst_bkdr_read('h400, read_data);
 endtask: body
                                                       Same UVM macro
endclass: sv_main_seq
void c_main_seq(void) {
 unsigned int read data; // 32 bit unsigned integer
uvm_info(__func , "Test starts", UVM MEDIUM)
 gpb write(control reg, 0x00003204);
 gpb_read(status_reg, &read_data);
 gst bkdr write(0x400, 0x000000A5);
 gst_bkdr_read(0x400, &read_data);
```

#### Using UVM reporting macros in C




```
// export uvm_rpt_info function
export "DPI-C" function uvm_rpt_info;
```

```
// In C file, define verbosity level just as UVM definitions
#define UVM_LOW     100
#define UVM_MEDIUM 200
#define UVM_HIGH     300
```

```
// define C macros
#define uvm_info(id, message, verbosity) \
    uvm_rpt_info(id, message, verbosity);
```

## Reuse high-level VIPs and test sequences





Reusable!

### For different designs, replace:

- UVM Agent Layer
- Translation sequences in GTTL



### **Summary**

#### **Summary**



- In our applications, test sequences and the VIPs were reused in multiple testbenches:
  - Modem core-level testbench
    - GPB => AXI master
    - GST => AXI salve
  - Modem block-level testbenches
    - GPB, GST => proprietary bus interfaces
  - Modem emulation platform testbench
    - GPB => AHB Master
    - GST => Off-chip ZBT memory
- Regressions have been run with multiple simulators VCS is the best!!
- The testbench architecture extends reusability beyond the scope of the UVM technology, and across the C and SV language boundary



### Q&A