



A Comprehensive UVM Verification Environment for MPEG Transport-Stream Processing

Filippo Borlenghi
ALi Europe
Plan-les-Ouates, Switzerland

June 18th, 2015 SNUG Grenoble





Agenda

Target application and verification goals

UVM testbench structure

Configuration mechanism

Tests

Assertions and coverage

Conclusions


Target Application

Design Under Verification




MPEG transport-stream (TS) processing

- Inputs: one external TS stream + N TS streams from memory
- Output: merged TS stream
- Merge policy: round-robin or timing-aware






Single blocks + system functionality






- Single blocks + system functionality
- Interfaces






- Single blocks + system functionality
- Interfaces
- Timing properties (latency, throughput)





- Single blocks + system functionality
- Interfaces
- Timing properties (latency, throughput)
- Reconfigurability




Why UVM?




- Object oriented
 - → Modular
 → Reusable
 ≠ Monolithic SystemVerilog tb. (previous approach)
 - → Parameterizable
- Register abstraction layer
 - → Simplified register access
- SystemVerilog advanced verification features
 - → Constrained random verification
 - → Assertions
 - → Coverage


































Hierarchical Approach



Set of classes for each block (independent of top level)

- High-level configuration
- RAL register model
- APB configuration sequences
- Transformer (golden model)
- Block-level scoreboard



Top-level components

- Virtual sequencer
- System scoreboard



RAL model

Config. class

Config. library

Config. sequence

```
block OSYNC {
 register CFG (i osync regif.cfg reg) @'h0000 {
    # select internal or external clock, rising or falling edge
   field CLK EDGE @2 { enum {FALL, RISE}; bits 1; reset 1'h0; access rw; }
   field CLK SEL @1 { enum {EXT, INT }; bits 1; reset 1'h0; access rw; }
   field OSYNC EN @0 { enum {DIS, ENA }; bits 1; reset 1'h0; access rw; }
  register INTCLK (i osync regif.intclk reg) @'h0004 {
    # period of internally-generated clock
   field TCLK @0 { bits 24; reset 24'h000000; access rw; }
system osync regmodel {
 block OSYNC (i osync) @'h0000;
```



RAL model

Config. class

Config. library

Config. sequence

```
class osync config extends uvm object;
  typedef bit [`APB DATA WIDTH-1:0] apb data t;
  rand bit osync en; rand bit clk sel; rand bit clk edge;
  rand int intclk frequency; // in MHz
  function apb data t get cfg();
    apb data t tmp reg = 'b0;
    return (tmp reg | (cfg osync en<<0 | cfg clk sel<<1 | cfg clk edge<<2));
  endfunction : get cfg
  function apb data t get intclk();
    apb data t tmp reg = 'b0;
   bit[23:0] intclk tclk = real'(`SCALING FACTOR) / real'(intclk frequency);
    return (tmp reg | intclk tclk);
  endfunction : get intclk
endclass : osync config
```



RAL model

Config. class

Config. library

Config. sequence

```
// External clock configuration
class osync config clk ext extends osync config;
  constraint clk ext { clk sel == osync config::EXT; };
endclass : osync config clk ext
// Internal clock configuration
class osync config clk int extends osync config;
  constraint clk int { clk sel == osync config::INT; };
endclass : osync config clk int
// Nominal-case configuration
class osync config nominal extends osync config clk int;
  constraint nominal { osync en == osync config::ENA;
                       clk edge == osync config::FALL;
                       intclk frequency == 8; };
endclass : osync config nominal
```



RAL model

Config. class

Config. library


Config. sequence

```
class osync ral cfg sequence extends uvm reg sequence # (apb sequence base);
 osync config cfg;
  ral sys osync regmodel regmodel;
 virtual task pre start();
   uvm resource db #(ral sys osync regmodel)::read by name(
                        get full name(), "osync regmodel", regmodel, this);
    cfg = osync config::type id::create("cfg");
  endtask
  task body();
   uvm status e status;
    // Retrieve block config and write it in the register file
   uvm resource db #(osync config)::read by name(
                                  get full name(), "osync cfg", cfg, this);
    regmodel.OSYNC.CFG.write(.status(status),
               .value(cfg.get_cfg()), .path(UVM_FRONTDOOR), .parent(this));
  endtask // body
endclass : osync ral cfg sequence
```

Test Sequences

Basic






Test Sequences

Static Reconfiguration






Test Sequences

Dynamic Reconfiguration





SNUG 2015

simulation time

Interface Verification



SystemVerilog assertion-based protocol checkers

→ Embedded in agents' interfaces

Example:

```
interface ts interface( input bit clk , input logic rst n);
           ts sync; // TS interface clock signal
 logic
 logic [7:0] ts data; // Data byte
              ts start; // Pulse to signal the beginning of a packet
 logic
 logic
       ts valid; // Asserted whenever the data is valid
 logic
               ts stop; // Asserted by the receiver to stop the sender
 // Check that data values are stable between two sync rising edges
 ts stable p: assert property
    (@(posedge clk) disable iff (~rst n || $past(ts sync) === 1'bx)
      (~$rose(ts sync) && ts valid) |->
             ($stable(ts valid) && $stable(ts data) && $stable(ts start)));
endinterface : ts interface
```

Coverage

Synopsys Users Group

Configurations of hardware blocks

- 1. Automatic coverage item generation based on RAL
 - → No abstraction from configuration register bits

Coverage

Synopsys Users Group

Configurations of hardware blocks

- Automatic coverage item generation based on RAL
 → No abstraction from configuration register bits
- 2. Coverage items on high-level configuration classes
 → Easy to define, report only interesting information
 Example:

Conclusions



Observations

- Effort: ~2 weeks for working environment
 More features added in parallel with test development
- Several bugs found (one related to reconfiguration)
- Critical corner cases for constant-delay requirement highlighted by random-constrained approach

Conclusions



Observations

- Effort: ~2 weeks for working environment
 More features added in parallel with test development
- Several bugs found (one related to reconfiguration)
- Critical corner cases for constant-delay requirement highlighted by random-constrained approach

Recommendations:

- Carefully plan ahead
- Exploit object-oriented capabilities
- Parameterize (even if **not straightforward**)
- Define "everything" as random





Thank You

