



Customization of RAL Adapters and Predictors in UVM 1.2

Steven K. Sherman AMD

September 24, 2015 Boston SNUG





Agenda

Introduction

Why customize?

Quick Overview of RAL Adapters and Predictors

Adapter Customization

Predictor Customization

Conclusion



Introduction



Introduction



- This presentation ...
 - Focus is on issues and concepts, not details (see paper and refs)
 - Fixes some typos in the paper
 - Developed with 1.1 and 1.2, not all 1.2 features presented
- UVM 1.2 RAL includes:
 - uvm_adapter.svh
 - uvm_predictor.svh
- "UVM 1.1 User's Guide"
 - Basic descriptions, little about customization
- General customization guidelines available
 - See Doug Smith's, "Easier RAL" SNUG paper!
 - See my last SNUG paper for a few customizations!



Why customize?



Why customize?



- Adapter and Predictor are MEANT to be customized!
 - Extend classes!
 - Override virtual functions/tasks!
 - Exercise options!
 - (Ab)use the extension object!

Thou shalt keep thy mirrored register values IN SYNC with the DUT!

Why customize?



I'll just use the default predictor and adapter! Fine, unless you ...

- Don't control everything
- Import IP
- Have specific design, security, address map or other requirements




RAL Adapters and Predictors






Basic System

Packets in default format.




Basic System






Basic System





System with Adapter






Synopsys Users Group

Adapter reg2bus

```
// Function: reg2bus
// Converts a <uvm req bus op> struct to a <uvm tlm qp> item.
virtual function uvm sequence item reg2bus(const ref uvm reg bus op rw);
   uvm tlm gp gp = uvm tlm gp::type id::create("tlm gp",, this.get full name());
   int nbytes = (rw.n bits-1)/8+1;
   uvm req addr t addr=rw.addr;
   if (rw.kind == UVM WRITE)
      qp.set command(UVM TLM WRITE COMMAND);
   else
      qp.set command(UVM TLM READ COMMAND);
   qp.set address(addr);
   qp.m byte enable = new [nbytes];
   qp.m byte enable length = nbytes;
   qp.set streaming width (nbytes);
   qp.m data = new [qp.qet streaming width()];
   qp.m length = nbytes;
   for (int i = 0; i < nbytes; i++) begin
      qp.m data[i] = rw.data[i*8+:8];
      gp.m_byte_enable[i] = (i > nbytes) ? 8'h00 : (rw.byte_en[i] ? 8'hFF : 8'h00);
   end
   return qp;
endfunction
```

System with Adapter






Synopsys Users Group

Adapter bus2reg

```
// Function: bus2req
// Converts a <uvm tlm qp> item to a <uvm reg bus op>.
// into the provided ~rw~ transaction.
virtual function void bus2reg(uvm sequence item bus item,
                              ref uvm req bus op rw);
  uvm_tlm_gp gp;
  int nbytes;
  if (bus item == null)
   `uvm fatal("REG/NULL_ITEM","bus2reg: bus_item argument is null")
  if (!$cast(qp,bus item)) begin
    `uvm error("WRONG_TYPE", "Provided bus_item is not of type uvm_tlm_gp")
    return:
  end
  if (qp.qet command() == UVM TLM WRITE COMMAND)
    rw.kind = UVM WRITE;
  else
    rw.kind = UVM READ;
  rw.addr = qp.qet address();
  rw.byte en = 0;
  foreach (gp.m byte enable[i])
    rw.byte en[i] = gp.m byte enable[i];
  rw.data = 0:
  foreach (qp.m data[i])
    rw.data[i*8+:8] = qp.m data[i];
  rw.status = (qp.is response ok()) ? UVM IS OK : UVM NOT OK;
endfunction
```


System with Adapter






System with Adapter






Synopsys Users Group

System with Adapter and Predictor



Synopsys Users Group

System with Adapter and Predictor



Predictor write



```
// Function- write
// not a user-level method. Do not call directly. See documentation
// for the ~bus in~ member.
virtual function void write (BUSTYPE tr);
   uvm req rq;
   uvm req bus op rw;
  if (adapter == null)
   `uvm fatal("REG/WRITE/NULL", "write: adapter handle is null")
  // In case they forget to set byte en
   rw.byte en = -1;
  adapter.bus2reg(tr,rw);
  rg = map.get_reg_by_offset(rw.addr, (rw.kind == UVM READ));
  // ToDo: Add memory look-up and call <uvm mem::XsampleX()>
   if (rq != null) begin
     bit found;
     uvm req item req item;
     uvm req map local map;
     uvm reg map info map info;
     uvm predict s predict info;
     uvm reg indirect data ireg;
     uvm req ir;
     if (!m_pending.exists(rg)) begin
       uvm req item item = new;
       predict info =new;
       item.element kind = UVM REG;
       item.element ____
                         = rq;
       item.path
                         = UVM PREDICT;
       item.map
                         = map;
       item.kind
                         = rw.kind;
       predict info.req item = item;
       m pending[rg] = predict info;
     predict info = m pending[rq];
    reg item = predict info.reg item;
```






Gotchas



- provides_responses
 - Hang!
 - Ignored responses
- Extension Object
 - Lost variables
- supports_byte_enable = 1
 - May require customization


Synopsys Users Group

provides_responses = 0






provides_responses = 1






provides_responses = 1, no get_base_response



Adapter Customization GOTCHA!




provides_responses = 1, no get_base_response






provides_responses = 0, get_base_response sent



Adapter Customization GOTCHA!




provides_responses = 0, get_base_response sent






provides_responses = 0 with predictor





provides_responses = 1, no predictor



get_item in reg2bus



Passes in the extension, clone function

```
// Function: reg2bus
// Converts generic register access items to sdp bus sequence items
function uvm_sequence_item my_adapter::reg2bus(const ref uvm_reg_bus_op rw);

my_pkg::my_extension extension;

// Get the extension
uvm_reg_item item = get_item();
if (item.extension != null) begin
   if (!$cast(extension, item.extension.clone())) begin
        `uvm_error(get_type_name(), "Extension casting failed")
   end
end
else begin
   `uvm_error(get_type_name(), "Null extension provided!")
end
```

create_burst



Function within extension

get_item in reg2bus



Passes in the extension, clone function

```
// Function: reg2bus
// Converts generic register access items to sdp bus sequence items
function uvm_sequence_item my_adapter::reg2bus(const ref uvm_reg_bus_op rw);

my_pkg::my_extension extension;

// Get the extension.
uvm_reg_item item = get_item();
if (ftem.extension != null) begin
   if (!$cast(extension, item.extension.clone()))
        uvm_error(get_type_name(), "Extension caction get_item")
   end
end
else begin
   `uvm_error(get_type_name(), "Null extension provided!")
end
```

get_item in reg2bus Gotcha!



extension do_copy customization needed

```
// Function: reg2bus
// Converts generic register access items to sdp bus sequence items
function uvm_sequence_item my_adapter::reg2bus(const ref uvm_reg_bus_op rw);

my_pkg::my_extension extension;

// Get the extension.

uvm_reg_item item = get_item();

if ([tem.extension != null) begin

if ([!$cast(extension, item.extension.clone()))) begin

uvm_enrer(get_type_name(), "Extension castion g failed")

end
end
else begin
 `uvm_error(get_type_name(), "Null extension provided!")
end
```

Extension Object Class



do_copy for reg2bus clone function

```
class my_extension extends uvm_sequence_item;
   `uvm_object_utils(my_extension)
  int len = 0;
  int byte_en = -1;
  function new(string name="my_extension");
    super.new(name);
  endfunction : new
  virtual function void do_copy(u)vm_object rhs);
    my_extension _rhs:
    super.do_copy(rhs);
    void'($cast(_rhs, rhs));
    // NOTE: Copy all variables here.
    len = _rhs.len;
    byte_en = _rhs.byte_en;
  endfunction : do_copy
```

Extension Object Class



do_copy for reg2bus clone function

```
class my_extension extends uvm_sequence_item;
   <u>`uvm_object_utils(my_</u>extension)
  int len = 0;
  int byte_en = -1;
  function new(string name="my_extension");
    super.new(name);
  endfunction : new
  virtual function void do_copy(uvm_object rhs);
    my_extension _rhs;
    super.do_copy(rhs);
    void'($cast(_rhs, rhs));
    // NOTE: Copy all variables here.
    len = _rhs.len;
    byte_en = _rhs.byte_en;
  endfunction : do_copy
```

Extension Object Class




do_copy for reg2bus clone function

```
class my_extension extends uvm_sequence_item;
   `uvm_object_utils(my_extension)
  int len = 0;
  int byte_en = -1;
  function new(string name="my_extension");
    super.new(name);
  endfunction : new
  virtual function void do_copy(uvm_object rhs);
    my_extension _rhs;
    super.do_copy(rhs);
    <del>void'($cast(_rhs. rhs));</del>
    // NOTE: Copy all variables here.
    len = _rhs.len;
    byte_en = _rhs.byte_en;
  endfunction : do_copy
```

supports_byte_enable = 1






Byte Enables Gotcha!

supports_byte_enable = 1






Byte Enables Gotcha (maybe)!



supports_byte_enable = 1





Passed to reg2bus via extension

```
logic [63:0] temp_byten = extension.byte_en;
```



Passed to bus2reg via bus_item

```
function void my_adapter::bus2reg(uvm_sequence_item bus_item,
                                  ref uvm_reg_bus_op rw);
 my_uvc_pkg::my_data_item my_item;
  if (!$cas((my_item, bus_item)) begin
    `uvm_fatal(get type_name(),"Provided item type is not expected")
  end
  if (my_item.req._cmd inside {my_uvc_pkg::WRITE_CMD}) begin
    rw.kind = UVM_WRITE:
    rw.addr = my_item.req._addr;
    rw.byte_en = {my_item.wdata._byten[1], my_item.wdata._byten[0]};
    rw.data = {my_item.wdata._data[1], my_item.wdata._data[0]};
    rw.status = my_item.status;
  end
```



Passed to bus2reg via bus_item

```
function void my_adapter::bus2reg(uvm_sequence_item bus_item,
                              ref uvm_reg_bus_op rw):
 my_uvc_pkg::my_data_item my_item;
 if (!$cast(my_item, bus_item)) begin
   `uvm_fatal(<mark>get_type_name(),</mark>"Provided item type is not expected")
 end
 if (my_item.req._cmd inside {my_uvc_pkg::WRITE_CMD}) begin
   rw.kind = UVM_WRITE:
   rw addr = my_item.req._addr;
   rw.data = {my_item.wdata._data[1], my_item.wdata._data[0]};
   rw.status = my_item.status;
 end
```



Predictor Customization



Predictor Customization


Synopsys Users Group

Gotchas

- auto_predict = 1
 - Sync loss
 - Backdoor read miscompare
- auto_predict = 0
 - Sync loss
- supports_byte_enable = 1
 - do_check false mismatch
 - do_predict bytes changed errantly
 - do_predict bytes skipped errantly
- "get" vs "get_mirrored_value" sync loss
- post_write callback miss
- Indirect register check miss


Synopsys Users Group

auto_predict = 0, predictor present






auto_predict = 1, local predict, backdoor check






auto_predict = 1, local predict, backdoor check






auto_predict = 1, local predict, backdoor check



Auto Predict Gotcha!




auto_predict = 1, local predict, backdoor check






auto_predict = 1, local predict, backdoor check



Auto Predict Gotcha!




auto_predict = 1, local predict, backdoor check



Loss of Mirror Sync




auto_predict = 0, no predictor



Loss of Mirror Sync Gotcha!



auto_predict = 0, no predictor



Predictor do check




No byte enable sensitivity ...

No byte enable input!

Predictor do_check

supports_byte_enable = 1 ...






Predictor do_check Gotcha!



supports_byte_enable = 1 ...



Byte Enable Checking



supports_byte_enable = 1

```
// Limit check per rw.byte_en.

exp_val = rg.get_mirrored_value();

for(int bi = 0; bi < `MY_BYTENABLE_WIDTH; bi++) begin
   if(!rw.byte_en[bi]) begin
        // Set this expected byte value to reg_item.value[0]
        exp_val[(bi*8)+7 -: 8] = reg_item.value[0][(bi*8)+7 -: 8];
   end
end

void'(rg.do_check(exp_val, reg_item.value[0], local_map));</pre>
```

Byte Enable Checking



supports_byte_enable = 1

Byte Enable Checking




supports_byte_enable = 1

```
// Limit check per rw.byte_en.
exp_val = rg.get_mirrored_value(); // start with mirrored bytes
for(int bi = 0; bi < `MY_BYTENABLE_WIDTH; bi++) begin
   if(!rw.byte_en[bi]) begin
        // Set this expected byte value to reg_item.value[0]
        exp_val[(bi*8)+7 -: 8] = reg_item.value[0][(bi*8)+7 -: 8];
   end
end
void'(rg.do_check(exp_val, reg_item.value[0], local_map));</pre>
```

Predictor do_check



Copy reg_item to exp_val per !rw.byte_en ...



Predictor do_predict



What happens with rw.byte_en (single, 32-bit field)?


rg.do_predict(reg_item, predict_kind, rw.byte_en);

Byte enable input!

Predictor do_predict

Synopsys Users Group


rw.byte_en == 1011 ...



Predictor do_predict Gotcha!




rw.byte_en == 1011 ...



Predictor do_predict

rw.byte_en == 1010 ...






Predictor do_predict Gotcha!



rw.byte_en == 1010 ...



uvm_reg do_predict



```
// do_predict
function void uvm_reg(::do_predict(u)vm_reg_item
                               uvm_predict_e kind = UVM_PREDICT_DIRECT.
                               uvm_reg_bute_en_t be = -1);
  uvm_reg_data_t reg_value = rw.value[0];
  m_fname = rw.fname;
  m_lineno = rw.lineno;
if (rw.status ==UVM_IS_OK )
  rw.status = UVM_IS_OK;
  if (m_is_busy && kind == UVM_PREDICT_DIRECT) begin
      rw.status = UVM_NOT_OK:
     return:
  end.
  foreach (m_fields[i]) begin
     rw.value[0] = (reg_value >> m_fields[i].get_lsb_pos()) &
                              ((1 << m_fields[i].get_n_bits())-1);
     m_fields[i].do_predict(rw, kind, be>>(m_fields[i].get_lsb_pos()/8));
  end
  rw.value[0] = reg_value;
endfunction: do_predict
```

uvm_reg do_predict



```
// do_predict
function void uvm_reg::do_predict(uvm_reg_item
                                     uvm_predict_e kind = UVM_PREDICT_DIRECT.
                                    uvm_reg_byte_en_t be = -1);
   uvm_reg_data_t reg_value = rw.value[0];
   m_fname = rw.fname;
   m_lineno = rw.lineno;
if (rw.status ==UVM_IS_OK )
   rw.status = UVM_IS_OK;
   if (m_is_busy && kind == UVM_PREDICT_DIRECT) begin
       uvm_warning("RegModel", {"Trying to predict value of register '", get_full_name(),"' while it is being accessed"})
      rw.status = UVM_NOT_OK:
      return:
   end
   foreach (m_fields[i]) begin
      rw.value[0] = (reg_value >> m_fields[i].get_lsb_pos()) &
                                    ((1 << m_fields[i].get_n_bits())-1);
      m_fields[(].do_predict()w, kind, be>>(m_fields[i].get_lsb_pos()/8));
   end
   rw.value[0] = reg_value;
endfunction: do_predict
```

uvm_reg_field do_predict



Entire field is skipped (be[0] == 0)!

Byte Enable Predicting



```
// Limit predict per rw.byte_en.
exp_val = rg.get_mirrored_value(); // start with mirrored bytes
for(int bi = 0; bi < `MY_BYTENABLE_WIDTH; bi++) begin</pre>
  if(rw.byte_en[bi]) begin
    // Set this expected byte value to reg_item.value[0]
    exp_val[(bi*8)+7 -: 8] = reg_item.value[0][(bi*8)+7 -: 8];
  end
end
// Modify reg_item.value[0] and enable all bytes for do_predict.
reg_item.value[0] = exp_val;
rw.byte_en = -1:
rg.do_predict(reg_item, predict_kind, rw.byte_en);
```

Byte Enable Predicting



```
// Limit predict per rw.byte_en.
exp_val = rg.get_mirrored_value(); // start with mirrored bytes
for<u>(int bi = 0: bi < `MY_BYTENABLE_WIDTH: bi++) begin</u>
  if(rw.byte_en[bi]) begin
// Set this expected byte value to reg_item.value[0]
exp_val[(bi*8)+7 -: 8] = reg_item.value[0][(bi*8)+7 -: 8];
end
// Modify reg_item.value[0] and enable all bytes for do_predict.
reg_item.value[0] = exp_val;
rw.byte_en = -1:
rg.do_predict(reg_item, predict_kind, rw.byte_en);
```

Byte Enable Predicting



```
// Limit predict per rw.byte_en.
exp_val = rg.get_mirrored_value(); // start with mirrored bytes
for(int bi = 0; bi < `MY_BYTENABLE_WIDTH; bi++) begin</pre>
  if(rw.byte_en[bi]) begin
    // Set this expected byte value to reg_item.value[0]
    exp_val[(bi*8)+7 -: 8] = reg_item.value[0][(bi*8)+7 -: 8];
  end
end.
// Modify reg_item.value[0] and enable all bytes for do_predict.
reg_item.value[0] = exp_val;
rw.byte_en = -1;
rg.do_predict(reg_item, predict_kind, rw.byte_en);
```

Byte Enable Predicting




```
// Limit predict per rw.byte_en.
exp_val = rg.get_mirrored_value(); // start with mirrored bytes
for(int bi = 0; bi < `MY_BYTENABLE_WIDTH; bi++) begin</pre>
  if(rw.byte_en[bi]) begin
    // Set this expected byte value to reg_item.value[0]
    exp_val[(bi*8)+7 -: 8] = reg_item.value[0][(bi*8)+7 -: 8];
  end
end
// Modify reg_item.value[0] and enable all bytes for do_predict.
reg_item.value[0] = exp_val;
rw.byte_en = -1;
rg.do_predict(reg_item, predict_kind, rw.byte_en);
```

Predictor do_predict




Copy reg_item to exp_val per rw.byte_en == 1011 ...



Predictor do_predict




Copy reg_item to exp_val per rw.byte_en == 1010 ...



"get" vs "get_mirrored_value"






Loss of Mirror Sync (again)




auto_predict = ?, no predictor



Loss of Mirror Sync (again) Gotcha!




auto_predict = ?, no predictor




post_write Callbacks





post_write Callbacks Gotcha!





post_write Callbacks

Predictor calls do_callbacks



post_write Callbacks

Predictor calls do_callbacks




```
fork: cb_thread_001
  begin
    automatic uvm_reg_item rwf = new;
    automatic uvm_reg reg_objf;
    automatic uvm_reg_cb_iter cbsf;
    // preserve current variables
    reg_objf = reg_obj;
    cbsf = new(reg_objf);
    rwf.copy(rw);
    // process callbacks
    for (uvm_reg_cbs cb=cbsf.first();
         cb!=null; cb=cbsf.next()) begin
      if(cb != null) begin
        cb.post_write(rwf);
      end
    end
    reg_objf.post_write(rwf);
  end
join_none
```

Sequence Direct Mirror Update



Ensure post_write callback





Address Filtering

Synopsys Users Group

Address Filtering

```
adapter.bus2reg(tr,rw);
checked = my_ral.my_check(rw.addr);
if(checked) begin
  int old_addr = rw.addr;

// rg = map.get_reg_by_offset(rw.addr, (rw_kind == UVM_READ));
  rg = my_ral.get_rg_by_offset(map, rw.addr, special_detected);
```



Special Checks, Indirect Register Access

```
adapter.bus2reg(tr,rw);
checked = my_ral.my_check(rw.addr);
if(checked) begin
  int old_addr = rw.addr;

// rg = map.get_reg_by_offset(rw.addr, (rw.kind == UVM_READ));
  rg = my_ral.get_rg_by_offset(map, rw.addr, special_detected);
```

Predictor Code Snippet Gotcha!



Special Checks, Indirect Register Access

```
adapter.bus2reg(tr,rw);
checked = my_ral.my_check(rw.addr);
if(checked) begin
  int old_addr = rw.addr;

// rg = map.get_reg_by_offset(rw.addr, (rw.kind == UVM_READ));
  rg = my_ral.get_rg_by_offset(map, rw.addr, special_detected);
```

Indirect access means rg is NOT at the address checked!



Special Checks, Indirect Register Access

```
adapter.bus2reg(tr,rw);
checked = my_ral.my_check(rw.addr);
if(checked) begin
  int old_addr = rw.addr;

// rg = map.get_reg_by_offset(rw.addr, (rw.kind == UVM_READ));
  rg = my_ral.get_rg_by_offset(map, rw.addr, special_detected);

if(old_offset != rw.addr) begin
  checked = my_ral.my_check(rw.addr);
```







Options

- provides_responses (bus driver, predictor)
- supports_byte_enable (byte enable issues)
- auto_predict (set with predictors)
- Extension object (functions, info for adapter)
- Mirrored 🙂 vs desired 🐸
- post_write callbacks for do_predict
- get_rg_by_offset (reuse in predictors, indirect access)
- Address filtering (before bus2reg)
- Indirect register address double-check



- Adapter/Predictor customization challenges:
 - A handful of critical, large development projects ...
 - Dozens of testbenches ...
 - Nearly a half-dozen sets of adapters and predictors ...
 - A wide variety of testbench variants ...

And, after all this ...





Mirrored register values are IN SYNC with the DUT!





Thank You

