



Architecting Your Way To Acceleration In UVM

Paul Lungu Dean Justus Ciena

March 30-31, 2016 Santa Clara, CA







Agenda

Why accelerate? Why UVM-A?

Steps To Move from UVM to UVM-A

Standard UVM architecture

Separate BFMs from driver/monitor

Challenges

Conclusions





Why Accelerate? Why UVM-A?



Why Accelerate?





- Larger ASICs are taking longer to verify
 - Affects time to market
 - Stretches project schedules
 - Tradeoffs between verification coverage and time of tape-out
 - Higher risk of bugs, ECOs

Despite cost of H/W accelerators, acceleration can reduce project risk by potentially accelerating hundreds or thousands of time

SNUG 2016

Why UVM-A?





- UVM-A UVM for acceleration
- Standard UVM top-level simulation for large ASICs is slow
 - Minimize interaction between the verification components and the DUT
 - Signal toggling driven by the drivers/monitors slows down the simulation
 - Have all the interface signaling toggling inside the HW and have minimal interaction with SW
 - Have most of the packet transaction to signal processing done in HW rather than SW

SNUG 2016





Steps To Move From UVM To UVM-A







- 1. Create two separate top-levels (domains)
- 2. Separate the BFM portion of the driver/monitor from the UVM component
- 3. Create a hierarchical interface which contains all interfaces in the project (optional)





Step1. Create two separate top-levels (domains)

Single top-level – cannot be synthesized

```
module proj name top;
  import uvm pkg::*
  `include "uvm macros.shv"
  proj name top if itf();
  // assign DUT inputs to interface outputs
  // read DUT outputs into interface inputs
  uvm config db#(virtual proj name top if)::set(null,
"uvm test top", "proj name top itf itf", itf);
  proj dut dut(...); ...
endmodule
```





Step1. Create two separate top-levels (domains)

- Create HDL top-level targeted to acceleration HW
 - HDL contains the DUT, interfaces, driver/monitor BFMs
 - HDL is timed signal toggling
 - HDL domain is fully synthesizable (in accelerator)

```
module proj_hdl_top;
  import proj_params_pkg::*;
  proj_top_if itf();
  ...
  // do all assignments here
  // read all DUT outputs here


  proj_dut dut(...);
  ...
  endmodule
```





Step1. Create two separate top-levels (domains)

- 'extended' RTL
 - Synthesizable System-Verilog + Synthesizable Behavioral Constructs
 - Available constructs vary by vendor







Step1. Create two separate top-levels (domains)

- Create HVL top-level targeted to simulator
 - HVL contains the UVM environment
 - HVL is untimed no signal toggling
 - HVL is not synthesizable
 - HVL communicates with HDL via task calls

```
module proj hvl top;
  import uvm_pkg::*;
  `include "uvm macros.shv"
  uvm config db#(virtual proj top if)::set(null,
       "uvm test top", "proj top itf",
       proj hdl top.itf);
 // start UVM tests
 initial
 begin
   run test();
 end
endmodule
```





Step2. Separate the BFM portion of the driver/monitor from the UVM component

BFMs to be written in 'extended' RTL within an interface





Step2. Separate the BFM portion of the driver/monitor from the UVM component

- BFMs reside in HDL top level drive signal interfaces
- driver/monitor reside in HVL level transactions only
- BFMs written using 'extended' RTL synthesizable constructs
 - Convert transactions into signaling
 - implicit FSMs, initial blocks, named events & waits, unbounded loops, DPI imports & exports, assertions
- 'extended' RTL illegal constructs
 - fork-join





Step3. Create a hierarchical interface which contains all interfaces in the project

```
interface proj name if();
  import proj name params pkg::*;
 clk if clk itf[NUM CLK IF]();
 rst_if rst_itf(.clk(clk_itf[0].clk));
 spi if spi itf[NUM SPI IF](.clk(clk itf[0].clk));
 i2c if i2c itf[NUM I2C IF](.i clk(clk itf[4].clk),
                      .i rstn(1'b1));
 ebus if ebus itf[NUM EBUS IF](.clk(clk itf[0].clk));
endinterface
```















SNUG 2016











- Standard UVM architecture requires BFMs to be built inside the run_phase() for drivers/monitors
- Signal toggling happens inside the run phase
- Packets are created one at a time and sent to DUT via interface
- Packet manipulation (ie. Headers, FEC, CRC calculation) is done in simulation
- Significant amount of time is spent generating the right packet







```
class spi_driver extends uvm_driver #(spi_trans);
  `uvm component utils(spi driver)
  spi_config
                            m config;
  spi_trans
                         m trans;
 virtual interface spi if vif;
  task run_phase(uvm_phase phase);
    super.run phase(phase);
    reset signals(); // to be accellerated
    fork
     get and drive(); // to be accelerated
    join none
  endtask: run phase
endclass
```


















- UVM-A driver/monitor:
 - modified driver is an extension of the original UVM driver
 - class spi_driver_a extends spi_driver;
 - instantiates a virtual interface to the BFM
 - virtual interface spi_driver_bfm_if bfm_vif;
 - receives transactions from the sequencer
 - seq_item_port.get_next_item(m_trans);
 - does not directly drive the protocol interface
 - communicates with the BFM through a task call
 - bfm_vif.run(m_trans.m_spi_addr, ...);
 - a protocol is developed for passing variables between driver and BFM
 - has no notion of clocked or timed processes

SNUG 2016







```
class spi driver a extends spi driver; // create new components
  `uvm component utils(spi driver a)
  virtual interface spi driver bfm if bfm vif;
  // retrieve bfm vif via config db - details in the paper
  task run phase(uvm phase phase);
   bfm vif.reset signals( is active, m config.m spi mode,...); // task call
   forever begin
      seq item port.get next item(m trans);
     m trans = new();
     bfm vif.run( m trans.m spi addr, m trans.m spi data...); // task call
     seq item port.item done();
    end
endclass
```





	UVM	UVM-A
Driver	extended from uvm_driver	extension of existing UVM driver, or, new driver extended from uvm_driver
	instantiates virtual interface to protocol interface	instantiates virtual interface to BFM
	receives transactions from transactor	receives transactions from transactor
	directly drives protocol interface	passes transactions to BFM through task call, but does not directly drive protocol interface
	potentially drives interface using clocked processes	no notion of clocked processes
Monitor	extended from uvm_monitor	extension of existing UVM monitor, or, new monitor extended from uvm_monitor
	instantiates virtual interface to protocol interface	instantiates virtual interface to BFM
	communicates with transactor	communicates with transactor
	captures activity directly from protocol interface	passes transactions to BFM through task call, but does not directly access protocol interface
	potentially monitors interface using clocked processes	no notion of clocked processes

SNUG 2016





- UVM-A driver/monitor BFM has the following characteristics:
 - is a System Verilog interface
 - interface spi_driver_bfm_if(spi_if spi_itf);
 - the protocol interface is an input
 - (spi_if spi_itf)
 - contains tasks that can be called by the driver
 - task run(input bit [23:0] m_spi_addr, ...);
 - drives the protocol interface
 - Converts transactions into signalling
 - spi_itf.spi_m2s.sck = m_spi_mode[1];
 - has clocked/timed processes







```
interface spi driver bfm if(spi if spi itf);
       task run (input bit [23:0] m spi addr,
              output bit trans done);
              send a pkt( m spi addr, ...)
        endtask : run
       task send a pkt (input bit [23:0] m spi addr, ...)
       endtask : send a pkt
endinterface : spi driver bfm if
```





```
//add the newly created BFM interfaces to the existing toplevel
interface
       i2c driver switch bfm if
       i2c driver switch bfm itf 0(i2c itf[0]);
       i2c monitor bfm if
       i2c monitor bfm itf 0(i2c itf[0]);
       rst driver bfm if
       rst driver bfm_itf(rst_itf);
       clk driver bfm if
       clk driver bfm itf 0(clk itf[0]);
       spi driver bfm if
       spi driver bfm itf 0(spi itf[0]);
       spi monitor bfm if
       spi monitor bfm itf 0(spi itf[0]);
       ebus driver bfm if
       ebus driver bfm itf 0(ebus itf[0]);
       ebus monitor bfm if
       ebus monitor bfm itf 0(ebus itf[0]);
```





```
// env class
class proj name env extends uvm env;
  `uvm component utils(proj name env)
 proj_name_config
                   m_config;
 clk env
               m clk;
 spi env
                   m spi;
 ral2axi4 master adapter ral2axi4 master adp;
                 RAL; // RAL - reg_model
 ral sys dut
 proj name base sequencer  m base seqr;
  . . .
```





```
function void build phase (uvm phase phase);
  . . .
  uvm config db#(virtual clk if)::set(this, "m clk*", "clk vif[0]",
       m config.itf.clk itf[0]);
  . . .
  uvm config db#(virtual spi if)::set(this, "m spi*", "spi vif[0]",
       m config.itf.spi itf[0]);
  uvm_config_db#(proj_name_params_pkg::axi4_master_if_t)::set(this,
       "m axi4 master*", "axi4 master vif",
       m config.itf.axi4 master itf);
  uvm config db#(virtual
       i2c driver switch bfm if)::set(this, "m i2c*",
       "i2c driver switch bfm vif[0]",
       m config.itf.i2c driver switch bfm itf 0);
  // ...other interfaces excluded for clarity
  endfunction
endclass
```





```
//create a new base UVM test for acceleration
class base uvm a test extends base uvm test;
  `uvm component_utils(base_uvm_a_test)
 function void build phase(uvm phase phase);
    super.build_phase(phase);
    accelerate agent("i2c");
    accelerate agent("rst");
    accelerate agent("clk");
   accelerate agent("spi");
    accelerate agent("ebus");
  endfunction : build phase
```







```
//use factory overrides to replace the standard drivers with
acceleration friendly ones
virtual task accelerate agent(string name);
    case (name)
      "i2c": begin
       factory.set type override by type(i2c driver switch::get ty
       pe(),i2c driver switch a::get type(),"*");
       factory.set type override by type(i2c monitor::get type(),
       i2c monitor a::get type(),"*");
      end
endtask
```









Challenges





- Use of parameterized classes and interfaces
 - syntax depends on scenario
- Limitations of 'extended' RTL vs behavioral code
 - i.e. fork/join
- Converting existing UVM environment to UVM-A
 - Management of UVM/UVM-A parallel models
 - Adapting existing BFM code to 'extended' RTL compliant code
- 3rd party VIP for complex protocols
 - Can existing IP be migrated
 - Does vendor have acceleration friendly models







Conclusions





- UVM-A architecture approach comparable to UVM architecture wrt S/W simulation performance in VCS
 - acceptable default methodology with VCS, promoted by UVM consultants
 - UVM Factory Override provides elegant method to utilize both UVM and UVM-A model pairs
 - Still, UVM-A easier to implement 'from scratch'
- UVM-A BFM development requires little or no 'UVM' knowledge (an opinion)
 - Implementable by non-verification professionals
 - Provides team management options
- Decision to target acceleration is a project choice
 - HW cost and effort level vs 'time to market' and project schedules





Thank You

