



CONNECTORS


UART Connector




SPI-Master Connector




SPI-Slave Connector



JTAG Connector



GPIO Connector




GPIO_[0..10]


Title		
Size	Number	Revision
A4		
Date:	11.05.2020	Sheet of
File:	C:\Users\...\SchematicPorts.SchDoc	Drawn By:

POWER SUPPLY


USB-C Connector




Linear Voltage Regulator 3.3V



LED Power Indicator



Linear Voltage Regulator 1.2V







With the RC element a time delay for switching on the linear voltage regulator can be set. If not needed use R = 0Ω and do not solder the capacitor C7.





Title		
Size A4	Number	Revision
Date: 11.05.2020	Sheet of	
File: C:\Users\...\SchematicPowerSupply.SchDoc	Drawn By:	












PULPino MCU





PORTS














GPIO_[0..10] 






SPI_SLAVE_CLK_i 57 
SPI_SLAVE_CS_i 56 
SPI_SLAVE_SDO 53 
SPI_SLAVE_SDI 52 

























SPI_MASTER_CSN 50 
SPI_MASTER_CLK 51 
SPI_MASTER_SDO 16 
SPI_MASTER_SDI 15 

GPIO_10 42 
GPIO_9 41 
GPIO_8 40 
GPIO_7 39 
GPIO_6 36 
GPIO_5 35 
GPIO_4 34 
GPIO_3 33 
GPIO_2 28 
GPIO_1 27 
GPIO_0 26 

UART_TX 14 
UART_RX 13 
UART_RTS 10 
UART_DTR 9 
UART_CTS 8 
UART_DSR 7 


+1.2V 55 
24 VDD_CORE 
+3.3V 37 
12 VDD_IO_POC 
VDD_IO 12 
FetchEN 58 
RESET 59 
CLK 60 
JTAG_TCK 19 
JTAG_TRSTN 20 
JTAG_TMS 21 
JTAG_TDI 22 
JTAG_TDO 25 

65 ThermalPad 
38 VSS_IO 
11 VSS_IO 
23 VSS_CORE 
54 VSS_CORE 


NC 1 
NC 2 
NC 3 
NC 4 
NC 5 
NC 6 
NC 17 
NC 18 
NC 29 
NC 30 
NC 31 
NC 32 
NC 33 
NC 43 
NC 44 
NC 45 
NC 46 
NC 47 
NC 48 
NC 49 
NC 61 
NC 62 
NC 63 
NC 64 

PULPino V1 by Bastian Koppelman




Clock



Fetch Enable



Reset Button



Title		
Size	Number	Revision
A4		
Date:	11.05.2020	Sheet of
File:	C:\Users\...\SchematicPULPinoMCU.Sch	Drawn By:

U_SchematicPULPiniMCU
SchematicPULPiniMCU.SchDoc



Title			
Size A4	Number		Revision
Date:	11.05.2020	Sheet	of
File:	C:\Users\...\TopSheet.SchDoc	Drawn By:	