CMPE 260

Laboratory Exercise 5: Binary Multiplier with Built in Self Test

Course section: CMPE26001L1.2165

Name: Hrishikesh Nitin Moholkar

Lecture instructor: Cliver, Richard

Teaching Assistant: Grigoryev, losif

Date: 04/19/2017

Abstract

The exercise deals with the development of (BIST) which is used to confirm the functionality of ip-core generated multiplier. The BIST consists of LFSR (Linear Feedback Shift Register) and MISR (Multiple Input Signature Register). The LFSR generates output signature whenever the test mode is enabled. This signature is fed to the multiplier and the output is fed to the MISR. The MISR generates the final signature which is used by the user for testing circuits. The output of the BIST will be a normal product of inputs if the test mode is disabled and will be the output signature from MISR if test mode is enabled. This lab requires us to generate a sequence of random numbers when test mode is set to 1 and should do until 100 clock cycles. Once it reaches 100th cycle it should latch to a particular value. Before that, whenever the test mode is enabled, the sequence which is generated should be same whenever it is enabled after certain interval. The behavioral simulation, post-route simulation and the hardware simulation works as expected. The overall lab is a success.


Design Methodology

Binary Multiplier with Built in Self-Test:

- 1) LFSR
- 2) MISR

LFSR:

The LFSR consists of 8 d flip-flops, 3 ex-or gates. It has clock and enable as inputs. Output is taken from each output port of d flip-flop.




LFSR

The input to the ex-or gate in LFSR should not be zero. If zero is fed then it will latch to one particular value hence defeating its purpose as a random number generator.

MISR:

MISR consists of 8 d flip-flop and 8 ex-or gates. The inputs are as follows: Multiplier output and clock.



MISR

IP-core multiplier:

This is a built in multiplier. Two inputs which are 4 bits long and one output which is 8 bits long.

Wrapper:

The wrapper encloses the LFSR, MISR, Counter, Multiplier, Multiplexer, seven-segment decoder and seven segment display.


The inputs to wrapper are as follows:

A: input data which is 3 bits long B: input data which is 3 bits long

Enable: 1 bit long

Test enable: 1 bit long Outputs are as follows:

Hundred, tens, ones: 1 bit long




Wrapper

Results

Behavioral Simulation:


Part 1:



Test-mode on for wrapper

As per the above simulation, the test mode is turned on after 400 ns. Before that the output of the wrapper is normal product of multiplication. The random numbers are generated when the test mode is enabled. The starting number is 255.

Part 2:



Test-mode disabled

The test mode is disabled at 5500 ns. The ending sequence generated is as follows: 244, 85, 13, 44.


Part 3:



Test mode enabled at 6000 ns

The test mode is enabled at 6000 ns. The starting sequence is 255, 207 which is same as the previous sequence.

Part 4:



Test mode disabled at 11,050 ns


The test mode is disabled at 11, 050 ns. The ending sequence is same as the previous ending sequence. The sequence is as follows: 244, 85, 13, and 44.

Part 5:



Test mode turned off at 16, 500 ns The ending sequence is as follows: 244, 85, 13, and 44.

Part 6:



After 100th count, the output gets latched to 255.

Post-Route simulation:


Part1:



Post route test mode enabled

When test mode is enabled the sequence starts with the values 255, 207, 36 etc.

Part2:



Post route test mode disabled

The sequence ends at 86, 13 and 44. The same sequence happens every time test-enable is set to 1.

Part 3:



Post route simulation

The sequence for post-route starts with 255 and ends with 44. The same sequence repeats whenever the test mode is enabled. After 100th count the value get latched to 255. At last, the test mode is turned off. The numbers input are 3 and 2. As the test mode is off, the output is 6. Hence this **shows** that the **multiplier works**.

Area used:

```
Slice Logic Utilization:

Number of Slice Registers:

Number used as Flip Flops:

Number used as Latches:

Number used as ND/OR logics:

Number used as logic:

Number using OS output only:

Number using OS output only:

Number used as ROM:

Number used as ROM:

Number used as ROM:

Number used as ROM:

Number used as Memory:

Number used as Rom:

Number of cocupied Slice register load:

Number of MUXCYS used:

Number of MUXCYS used:

Number of MUXCYS used:

Number of MUXCYS used:

Number used as Rom:

Number used as Rom:

Number of fully used LUT:

Number of fully used LUT-FF pairs:

A cout of 2,278 1%

A cout of 2,278 1%

A cout of 111 54%

Number of fully used LUT:

A out of 111 54%

Number of fully used LUT-FF pairs:

A cout of 111 3%

Number of fully used LUT-FF pairs:

O out of 18,224 0%

A LUT Flip Flop pair for this architecture represents one LUT paired with one Flip Flop within a slice. A control set is a unique combination of clock, reset, set, and enable signals for a registered element.

The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Flacement fails.
```

Area used by logic

As per the above picture, the number of flip flops used is 53. The number of slices occupied is 107. The number of LUT flip flop pair used is 111.

Timing Results:

Constraint						I	Check				Best Case Achievable		Timing Score	
Autotimespec	constraint	for	clock	net	clk	ī	SETUP		N/A	ī	4.120ns	N/A		0
_BUFGP						I	HOLD	- 1	0.450ns	I	1	0 [0

Timing result

The best case achievable for the BIST is 4.120 ns.

Conclusion

The BIST works as expected and the ip-core multiplier works perfectly. The MISR generates a signature whenever test mode is enabled. The output of the multiplier is the regular multiplication product whenever test mode is disabled. The BIST functions correctly when simulated on hardware. The overall lab is a success.

Submission:

CMPE.260 - DS Las 5 4/21 des 4/2 / the my Lab Report Demo Sheet Laboratory Sign Off Histileeh Moluellean Post - Route Simulation Working Board Code Critique Simulation Pre-Lab Section Lab Report Demo Sheet Laboratory Sign Off Name: Hyshilcesh Mounthal Post – Route Simulation Working Board Code Critique Simulation Pre-Lab Section