

Scheduling of Cyber-Physical System Simulation

56



The simulation executive architecture

Formalization of simulation scheduling



$$sea \equiv \langle LP, gs, c \rangle$$

$$I_p \equiv \langle I, I_S, C \rangle$$

Logical processors

High-level scheduler


Interprocessor Communication

Low-level scheduler

Intraprocessor communication


Tasks
















The allocation

$$sea \equiv \langle LP, gs, c \rangle$$

$$I_p \equiv \langle I, I_S, C \rangle$$

















simu.sla




archi.sea




Allocation



Unverifiable requirements



scheduling



25