

ASM2364 Data Sheet

SuperSpeed USB 20Gbps to PCIe Gen 3x4 NVMe Bridge

Copyright Notice:

Copyright © 2008, ASMedia TECHNOLOGY INC. All Rights Reserved.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH PRODUCTS OF ASMEDIA TECHNOLOGY INC. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN ASMEDIA'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, ASMEDIA ASSUMES NO LIABILITY WHATSOEVER, AND ASMEDIA DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF ASMEDIA PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Products of ASMEDIA TECHNOLOGY INC. are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

ASMedia may make changes to specifications and product descriptions at any time, without notice.

ASMedia TECHNOLOGY INC. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Contact your local ASMedia sales office or your agent to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other ASMedia literature may be obtained by calling +886-2-22196088 or by visiting ASMedia's website at www.asmedia.com.tw.

ASMedia and ASMedia logo are trademarks or registered trademarks of ASMedia TECHNOLOGY INC. in Taiwan and other countries.

© 2008 祥碩科技股份有限公司,著作權所有,並保留一切權利

本文資料為與祥碩科技股份有限公司之產品相關。本文並未明示或默示授權任何智慧財產權予第三人。除在祥碩科技股份有限公司對該產品提供的買賣條款及條件以外,祥碩科技股份有限公司免於擔負任何責任,且不對產品的買賣及使用做任何明示或默示的保證,包含產品適於特殊使用目的、以及產品不侵害任何專利權、著作權或其他智慧財產權。祥碩科技股份有限公司之產品不用於醫療的、救助生命的、生命維持的、安全控管系統或核子設施等用途之上。

祥碩科技股份有限公司可隨時不經通知,逕行增訂或修改產品規格及描述。

本文之相關專利權、申請中之專利權、商標權、著作權及其餘智慧財產權均屬祥碩科技股份有限公司所有。本文及其他資訊並未明示或默示的提供任何專利、商標、著作權及其餘智慧財產權之授權。

請於下產品訂單前先聯絡當地的祥碩科技銷售處或代理商以取得最新的產品規格書。

本文提及之有訂單號碼之文件或其他詳細資料可參閱祥碩科技網站 www.asmedia.com.tw 或撥打+886-2-22196088

ASMEDIA 和 ASMEDIA 商標均為祥碩科技股份有限公司在台灣和其他國家的註冊商標或商標。

Office:

ASMedia Technology, Inc. 6F, No.115, Minquan Rd., Xindian City, Taipei County 231, Taiwan, R.O.C. http://www.asmedia.com.tw

Tel: 886-2-2219-6088 Fax: 886-2-2219-6080



Environmentally hazardous materials are not used in this product.



Revision History

Rev.	Date	Description	
0.1	April 9, 2019	Initial Release	
0.2	April 19, 2019	Corrected typos and updated wordings in Power on sequence Updated Pin Descriptions for VCC33O and VCC5IN Updated General Description Updated Features Updated Section 6.3.2	
0.3	June 3, 2019	Updated the title Updated General Descritption Updated Features Updated Power consumption specification Updated Chip temperature calculation Updated pin description of VBUS.	
0.4	July 1, 2019	Corrected typos in Power Consumption Specification	0)
		Updated the Recommended Operating Conditions	
		Updated Package Information	
0.5	July 31, 2019	Updated ASM2364 Pinout and Pin Descriptions	



Table of Contents

Revision History	iii
Table of Contents	iv
List of Figures	V
1. General Description	7
2. Features	7
Package Type	8
3. Functional Diagram	9
4. Pinout Diagrams	10
5. Pin Descriptions	11
Strapping Table	12
6 Electrical Characteristics	
6.1 Absolute Maximum Ratings	13
6.2 Recommended Operating Conditions	
6.2.1 Chip Temperature (T ₁ , T _C) Calculation	
6.3 AC/DC Characteristics	
6.3.1 PCI Express Electrical Specification	
6.3.2 USB3.2 Electrical Specification	14
6.3.3 USB2.0 Electrical Specification	
6.3.4 DC Electrical Characteristics for digital pins	
6.3.4 DC Electrical Characteristics for RST# pin	
6.3.5 External Crystal Electrical Specification	
6.3.6 Differential Clock Oscillator Electrical Specification	
6.3.7 PCI Express 100MHz Output Clock Electrical Specification	
6.3.8 Internal Linear Regulator Electrical Specification	
6.3.9 Power Consumption Specification	
7. Power on Sequence	
8. Package Information	
9. Top Marking Information	19



List of Figures

Figure 1:	Functional Diagram of ASM2364	 ç
_	ASM2364 pinout	
_	Differential Crystal Design	
	waveform of power on sequence	
	Mechanical Specification	



This page is intentionally left blank.



1. General Description

ASM2364 is an ASMedia PCI Express (Downstream Port) to USB3.2 (Upstream Facing Port) bridge, featuring interface of PCI Express Gen3 x4 and one USB3.2 Gen2x2 device port, doubling the bandwidth up to 20Gbps by expanding PCI Express Gen3 bus and USB lanes. It is used for external USB to NVM Express SSD application without additional driver. ASM2364 USB to NVMe Bridge can achieve over 2000MB/s throughput with excellent performance. This new chip integrates two USB 10Gbps PHYs and Configuration Channel bus for Type-C connector, also supporting PCI Express M.2 socket, CF Express, and U.2 form factor. ASM2364 supports advanced power saving features through USB and PCI Express Link power management and chip power management, compliant with NVM Express Base Specification Revision 1.3c, PCI Express Base Specification Revision 3.1a, USB3.2 Specification Revision 1.0, and USB Type-C Specification Release 1.3.

ASM2364 is highly integrated with ASMedia USB3.2 Gen2x2 PHYs and market proven PCI Express Gen3 self-designed PHYs, supplied by 3.3V and 1.05V voltage power source, and driven by local 25MHz crystal in a compact QFN88 10x10 RoHS Green package, supporting multiple GPIO pins for customization. Target applications are USB3.2 Gen2x2 to NVM Express for high performance external SSD storages, card readers, on-board storage on PCs, laptops, servers, docking stations, embedded systems etc.

2. Features

General Feature

- ♦ USB to PCI Express NVMe SSD bridge
- ♦ Integrated two USB 10Gbps PHYs
- ♦ Integrated CC Logic for Type-C application
- Support SPI interface with external ROM for customized RAM code
- ♦ Support I2C and GPIOs and UART interface
- ♦ Internal 5V to 3.3V LDO
- ♦ Local 25MHz crystal

Universal Serial Bus Feature

- Support up to USB3.2 Gen2x2 backward compatible with USB 3.1
- Support BOT and UAS Protocol
- Support USB Link power management
- ♦ Support USB Hot Plug
- ♦ Support Spread Spectrum Clock Control
- Support unmap command set
- Support SCSI vendor specific command set
- ♦ Compliant with Universal Serial Bus 3.2 Revision 1.0
- ♦ Compliant with USB Type-C specification Release 1.3

PCI Express Feature

- ♦ Support up to PCI Express Gen3 x4
- Support PCI Express NVMe SSD without driver
- ♦ Support Spread Spectrum Clock Control
- ♦ 100MHz differential reference clock output
- ♦ Support various types of PCI Express socket including M.2, U.2, and CF Express.
- ♦ Support PCI Express Link power management
- ♦ Compliant with PCI Express Base Specification Revision 3.1a
- ♦ Compliant with PCIe M.2 Specification Revision 1.0



NVM Express Feature

- ♦ Support NVMe power management
- ♦ Support NVMe: SCSI Translation Reference Revision 1.5
- ♦ Support TRIM command set
- ♦ Support NVMe Error Reporting & Recovery
- ♦ S.M.A.R.T drive monitoring
- ♦ Compliant with NVM Express Base Specification Revision 1.3c

Package Type

- ♦ Green Package 10x10 mm² QFN 88 (Pb-free)
- ♦ RoHS Compliance



3. Functional Diagram




Figure 1: Functional Diagram of ASM2364



4. Pinout Diagrams




Figure 2: ASM2364 pinout



5. Pin Descriptions

This section provides a detailed description of each signal. The following notations are used to describe the signal type.

I/O Type	Definition
I	Input pin
0	Output pin
В	Bi-directional pin
Di	Differential pin
Р	Power pin
G	Ground pin
OD	Open Drain

UDP 27 IO VCCH Positive Signal of USB2.0 on Type-C UTXPO 36 Di O VCCH Positive Signal of USB2.0 on Type-C VCCH Positive Signal of SuperSpeed USB Lane 0 Transmitter for Type-C Configuration Channel 1 VCCH Positive Signal of SuperSpeed USB Lane 0 Transmitter for Type-C Configuration Channel 1 Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 VCCH Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 VCCH Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 VCCH Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 1 VCCH Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 1 Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 1 Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C CONTIGURATION CHANNEL Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C CONTIGURATION CHANNEL Positive Signal of SuperSpeed USB Lane 1 Receiver POSITIVE POSITIVE SIGNAL PO						
UTXPO 36 Di O VCCLU Type-C Configuration Channel 1 UTXNO 35 Di O VCCLU Type-C Configuration Channel 1 UTXNO 35 Di O VCCLU Type-C Configuration Channel 1 UTXNO 35 Di O VCCLU Type-C Configuration Channel 1 UTXNO 35 Di O VCCLU Sitve Signal of SuperSpeed USB Lane 0 Transmitter for Type-C Configuration Channel 1 UTXNI 38 Di O VCCLU Type-C Configuration Channel 2 UTXNI 39 Di O VCCLU Type-C Configuration Channel 2 UTXNO 31 Di I VCCLU Type-C Configuration Channel 2 URXNO 32 Di I VCCLU Type-C Configuration Channel 2 URXNO 32 Di I VCCLU Type-C Configuration Channel 1 URXNI 43 Di I VCCLU Type-C Configuration Channel 1 URXNI 42 Di I VCCLU Type-C Configuration Channel 1 VCCLU Type-C Configuration Channel 2	Pin name	Pin NO.	TYPE	Power	Descriptions	
UTXNO 35 Di O VCCLU Positive Signal of SuperSpeed USB Lane 0 Transmitter for Type-C Configuration Channel 1 UTXP1 38 Di O VCCLU Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 1 UTXP1 38 Di O VCCLU Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 UTXN1 39 Di O VCCLU Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXP0 31 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXN0 32 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXP1 43 Di I VCCLU Negative Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 42 Di I VCCLU Negative Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCLU USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH USB VBUS input. This is a 5V tolerant pin. CC2 20 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C PECLKN 49 DI O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 DI O VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 DI I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 DI I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 DI I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 DI I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP1 72 DI O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 DI O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 DI O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 DI O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 DI O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXP1 72 DI O VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 DI I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXP3 54 DI I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP3 56 DI O VCCLP Negative Signal of PCI E	UDP	27	IO	VCCH	Positive Signal of USB2.0 on Type-C	
UTXN0 35 Di O VCCLU Type-C Configuration Channel 1 UTXN1 38 Di O VCCLU Regative Signal of SuperSpeed USB Lane 0 Transmitter for Type-C Configuration Channel 1 UTXN1 39 Di O VCCLU Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXN0 31 Di I VCCLU Regative Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXN0 32 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 43 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 42 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCLU USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCLU USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCLU Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCL Configuration Channel 2 For USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Negative Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP3 55 Di O VCCLP Negative Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 56 Di I VCCLP Positive Signal of PCI Express Lane 2 Transmitter PT	UDM	28	IO	VCCH	Negative Signal of USB2.0 on Type-C	
UTXNO 35 Di O VCCLU Negative Signal of SuperSpeed USB Lane 0 Transmitter for Type-C Configuration Channel 1 UTXN1 39 Di O VCCLU Negative Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 UTXN1 39 Di O VCCLU Negative Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXPO 31 Di I VCCLU Negative Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXNO 32 Di I VCCLU Negative Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXP1 43 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 42 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 URXN1 42 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 URXN1 42 Di I VCCLU USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCLU USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCL Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXN1 54 Di I VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXN1 57 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN2 66 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI E	UTXP0	36	Di O	VCCLU		
UTXP1 38 Di O VCCLU Type-C Configuration Channel 1 UTXP1 38 Di O VCCLU Positive Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 UTXN1 39 Di O VCCLU SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXP0 31 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN0 32 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXP1 43 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 42 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCLU USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 1 for USB Lane 1 no Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 74 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 3 Receiver PXXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PXXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PXXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 66 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 66 Di O VC						
UTXN1 39 Di O VCCLU Negative Signal of SuperSpeed USB Lane 1 Transmitter for Type-C Configuration Channel 2 URXPO 31 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXNO 32 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXP1 43 Di I VCCLU Positive Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 42 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCH USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C CC2 20 I VCCH Negative Signal of PCI Express Differential Clock PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Negative Signal of PCI Express Differential Clock PEXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 65 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXN2 65 Di I VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN3 57 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXN2 60 Di O VCCLP Positive S	UTXN0	35	Di O	VCCLU		
URXPO 31 Di I VCCLU Type-C Configuration Channel 2 URXPO 31 Di I VCCLU Type-C Configuration Channel 1 URXNO 32 Di I VCCLU Negative Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXP1 43 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 1 URXN1 42 Di I VCCLU Negative Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCH USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP3 55 Di O VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Ex	UTXP1	38	Di O	VCCLU	Type-C Configuration Channel 2	
URXNO 32 Di I VCCLU Type-C Configuration Channel 1 URXNO 32 Di I VCCLU Negative Signal of SuperSpeed USB Lane 0 Receiver for Type-C Configuration Channel 1 URXN1 43 Di I VCCLU Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 URXN1 42 Di I VCCLU Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCH USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXN0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXN0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXN1 53 Di I VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN1 75 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXN0 75 Di O VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXN2 65 Di I VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXN2 61 Di O VCCLP Negati	UTXN1	39	Di O	VCCLU		
URXP1 43 Di I VCCLU Type-C Configuration Channel 1 Positive Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 Negative Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 Negative Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 Negative Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCH USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 0 Transmitter PRXN3 54 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2	URXP0	31	Di I	VCCLU	Type-C Configuration Channel 1	
URXN1 42 Di I VCCLU Negative Signal of SuperSpeed USB Lane 1 Receiver for Type-C Configuration Channel 2 VBUS 18 I VCCH USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 2 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Negative Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PXXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP4 61 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter	URXN0	32	Di I	VCCLU	Type-C Configuration Channel 1	
VBUS 18 I VCCH USB VBUS input. This is a 5V tolerant pin. CC1 19 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Negative Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Differential Clock PRXP1 68 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter	URXP1	43	Di I	VCCLU	Type-C Configuration Channel 2	
CC1 19 I VCCH Configuration Channel 1 for USB Lane 0 on Type-C CC2 20 I VCCH Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXN2 64 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 2 Receiver PTXN3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	URXN1	42	Di I	VCCLU		
CC2 20 I VCCLP Configuration Channel 2 for USB Lane 1 on Type-C PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter						
PECLKN 49 Di O VCCLP Negative Signal of PCI Express Differential Clock PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	CC1	19	I	VCCH	Configuration Channel 1 for USB Lane 0 on Type-C	
PECLKP 50 Di O VCCLP Positive Signal of PCI Express Differential Clock PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXN0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PRXP1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	CC2	20			Configuration Channel 2 for USB Lane 1 on Type-C	
PRXN1 67 Di I VCCLP Negative Signal of PCI Express Lane 1 Receiver PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN1 72 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Interface					· · · · · · · · · · · · · · · · · · ·	
PRXP1 68 Di I VCCLP Positive Signal of PCI Express Lane 1 Receiver PRXN0 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXP0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PTXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	PECLKP		Di O	VCCLP	Positive Signal of PCI Express Differential Clock	
PRXNO 78 Di I VCCLP Negative Signal of PCI Express Lane 0 Receiver PRXPO 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXNO 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXPO 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	PRXN1		Di I			
PRXP0 79 Di I VCCLP Positive Signal of PCI Express Lane 0 Receiver PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PRXP1	68				
PTXN1 71 Di O VCCLP Negative Signal of PCI Express Lane 1 Transmitter PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	PRXN0	78	Di I	VCCLP	Negative Signal of PCI Express Lane 0 Receiver	
PTXP1 72 Di O VCCLP Positive Signal of PCI Express Lane 1 Transmitter PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	PRXP0		Di I	VCCLP	Positive Signal of PCI Express Lane 0 Receiver	
PTXN0 74 Di O VCCLP Negative Signal of PCI Express Lane 0 Transmitter PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	PTXN1	71	Di O	VCCLP	Negative Signal of PCI Express Lane 1 Transmitter	
PTXP0 75 Di O VCCLP Positive Signal of PCI Express Lane 0 Transmitter PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express Lane 2 Transmitter	PTXP1	72	Di O	VCCLP	Positive Signal of PCI Express Lane 1 Transmitter	
PRXN3 53 Di I VCCLP Negative Signal of PCI Express Lane 3 Receiver PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PTXN0	74	Di O	VCCLP	Negative Signal of PCI Express Lane 0 Transmitter	
PRXP3 54 Di I VCCLP Positive Signal of PCI Express Lane 3 Receiver PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PTXP0	75	Di O	VCCLP	Positive Signal of PCI Express Lane 0 Transmitter	
PRXN2 64 Di I VCCLP Negative Signal of PCI Express Lane 2 Receiver PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Reset Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PRXN3	53	Di I	VCCLP	Negative Signal of PCI Express Lane 3 Receiver	
PRXP2 65 Di I VCCLP Positive Signal of PCI Express Lane 2 Receiver PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PRXP3	54	Di I	VCCLP	Positive Signal of PCI Express Lane 3 Receiver	
PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PRXN2	64	Di I	VCCLP	Negative Signal of PCI Express Lane 2 Receiver	
PTXN3 57 Di O VCCLP Negative Signal of PCI Express Lane 3 Transmitter PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PRXP2	65	Di I	VCCLP	Positive Signal of PCI Express Lane 2 Receiver	
PTXP3 58 Di O VCCLP Positive Signal of PCI Express Lane 3 Transmitter PTXN2 60 Di O VCCLP Negative Signal of PCI Express Lane 2 Transmitter PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PTXN3	57	Di O	VCCLP		
PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PTXP3	58	Di O	VCCLP		
PTXP2 61 Di O VCCLP Positive Signal of PCI Express Lane 2 Transmitter PERST# 7 O VCCH Reset Signal for PCI Express interface	PTXN2	60	Di O	VCCLP		
PERST# 7 O VCCH Reset Signal for PCI Express interface	PTXP2	61	Di O	VCCLP		
		7			Reset Signal for PCI Express interface	
	RST#	2	I	VCCH	Power on Reset	



I weak apping apping rnal
apping apping rnal
rnal
rnal
when
ernal
ernal

Strapping Table

Function control for PCIe Hot plug support

i unction co	illition for PCIE flot plug supp
GPIO5	SKT_DET
Н	Support
L	Not support

Function control for internal memory repair

	, , ,
UART_TX	MEMREPAIR
Н	Enable
L	Disable



6 Electrical Characteristics

6.1 Absolute Maximum Ratings

Stresses the below parameter listed under absolute maximum rating may cause the device permanent damage. This is a stress rating only, and the function operating of the device at these or any other conditions over those parameter in the recommended operating condition is not implied. It is recommended to have a clamp circuit to protect the device with abnormal exhibit voltage spikes while power is switched on or off.

Parameter	Range	Unit	
Power Supply	-0.5 ~ VCC+0.5	V	
DC Input Voltage	-0.5 ~ VCC+0.5	V	
Output Voltage	-0.5 ~ VCC+0.5 V		
Storage Temperature	JEDEC J-STD-033B	MSL 3	

6.2 Recommended Operating Conditions

Symbols	Parameter	Min.	Typ.	Max.	Units	Remark
V_{CCH}	High voltage VCC power supply	3.0	3.3	3.6	V	
V_{CCHO}	High voltage VCC power supply	3.0	3.3	3.6	V	
V_{CCL}	Low voltage VCC power supply	2.3	2.5	2.7	V	
V_{CCLU}	Low voltage VCC power supply for USB	2.3	2.5	2.7	V	
V_{CCLP}	Low voltage VCC power supply for PCIe	2.3	2.5	2.7	V	
V_{DD}	Core power supply	1.00	1.05	1.1	V	
T _C	Operating Case Temperature	0		85	°C	
Tı	Silicon Junction Temperature	0	25	120	°C	
HBM	Human Body mode		4		KV	
MM	Machine mode		150	·	V	

6.2.1 Chip Temperature (T_J, T_C) Calculation

Symbols	Parameter	How to get?
T _A	Ambient temperature	Measure temperature around chip
Tı	Operating junction temperature	$T_J = \bigoplus_{JA} * Power + T_A$
T _C	Operating case temperature	$T_C = T_J - \Psi_{JT} * Power$
Θ _{ЈА}	Junction to Ambient thermal resistance	22.7 (provided by package vendor)
Θις	Junction to case thermal resistance	4.4 (provided by package vendor)
Ψ _{JT}	Junction to top thermal characterization	0.08 (provided by package vendor)
Power	Chip power consumption	Measure chip power consumption

- Thermal test board condition, please refer to JEDEC JESD51-5
- Thermal test method environmental conditions refer to JESD51-2
- Example: If chip power consumption is 1.8W; T_A= 44 °C

 $T_J = 22.7 *1.8 + 44 = 84.86$ °C < 120°C

 $T_C = 84.86 - 0.08 * 1.8 = 84.7 °C < 85°C$



6.3 AC/DC Characteristics

6.3.1 PCI Express Electrical Specification

(Refer to PCI Express Base Specification Rev. 3.1a)

6.3.2 USB3.2 Electrical Specification

(Refer to Universal Serial Bus 3.2 Specification Rev. 1.0)

6.3.3 USB2.0 Electrical Specification

(Refer to Universal Serial Bus Specification Rev. 2.0)

6.3.4 DC Electrical Characteristics for digital pins

(Including VBUS, PERST, I2C, UART, HDDPC and GPIOs)

Symbols	Parameter	Min.	Тур.	Max.	Units
V_{IH}	Input High Voltage Level	2.0			V
V_{IL}	Input Low Voltage Level			0.8	V
V_{HYS}	Input Hysteresis	0.32	0.37	0.4	mV
$V_{TH\text{-L2H}}$	Threshold of Schmitt Trigger low to high	1.4	1.6	1.8	V
V _{TH-H2L}	Threshold of Schmitt Trigger high to low	1	1.23	1.4	V
V_{OH}	Output High Voltage Level	2.4			V
V_{OL}	Output Low Voltage Level			0.4	V
${ m I}_{\sf OH}$	Output Driving Current while V _{OH}	12			mA
${ m I}_{ m OL}$	Output Driving Current while Vol	12			mA
R _{UP}	Internal Pull-up resistance while Vin=0V	65	96	140	ΚΩ
KUP	Internal Pull-up resistance while Vin=VCC/2 V	38	56	81	ΚΩ
R _{DN}	Internal Pull-down resistance while Vin=VCC	59	96	142	ΚΩ
KDN	Internal Pull-down resistance while Vin=VCC/2 V	35	55	79	ΚΩ
_	Input pull-up leakage current after Vin is read, Rup is off & Iil < 1uA when VIN=0	21	34.4	56	uA
I_{IL-UP}	Input pull-up leakage current after Vin is read, Rup is off & Iil < 1uA when VIN=VCC/2	18	29.4	47	uA
T	Input pull-down leakage current after Vin is read, Rdn is off & Iil < 1uA when VIN=VCC	21	34.5	60	uA
I _{IL-DN}	Input pull-down leakage current after Vin is read, Rdn is off & Iil < 1uA when VIN=VCC/2	18	30	50	uA

6.3.4 DC Electrical Characteristics for RST# pin

		•			
Symbols	Parameter	Min.	Тур.	Max.	Units
V_{IH}	Input High Voltage Level	2.6			V
V_{IL}	Input Low Voltage Level			1.4	V
V_{HYS}	Input Hysteresis	0.21	0.23	0.25	mV
$V_{\text{TH-L2H}}$	Threshold of Schmitt Trigger low to high	1.9	2.2	2.55	V
$V_{TH ext{-}H2L}$	Threshold of Schmitt Trigger high to low	1.65	1.97	2.35	V
Input	Input pull-up leakage current while Vin=0V			1	mA



6.3.5 External Crystal Electrical Specification

Symbols	Parameter	Min.	Тур.	Max.	Units
fxtal	Frequency		25		MHz
△fxtal	Long Term Stability (at 250C)	-30		30	ppm
t c	Temperature Stability	-30		30	ppm
FA	Aging	-5		5	ppm
CL	Load Capacitance (Single-end mode)		16		pF
Co	Shunt Capacitance	1	3	7	pF




Figure 3: Differential Crystal Design

6.3.6 Differential Clock Oscillator Electrical Specification

Note: The table describes the specification of clock with external 25MHz crystal. Please refer to figure 3.

Symbols	Parameter	Min.	Тур.	Max.	Units
fxtal	Frequency		25		MHz
△fxtal	Long Term Stability (at 250C)	-150		150	ppm
Cx	External Load Capacitance (Differential mode)		10		pF
Статац	Total external equivalent Capacitance from XI pin to XO pin (Differential mode)	9	11	15	pF
RTOTAL	Total external equivalent Series Resistance from XI pin to XO pin (Differential mode)			60	Ω

6.3.7 PCI Express 100MHz Output Clock Electrical Specification

			-		
Symbols	Parameter	Min.	Тур.	Max.	Units
Vон	Differential Output High Voltage	150			mV
Vон	Differential Output Low Voltage			-150	mV
Vcross	Absolute crossing point voltage	250		550	mV
t _{CROSS_DELTA}	Variation of V _{CROSS} over all rising clock edges			140	mV
t _{PERIOD_AVG}	Average clock period accuracy	-300		300	ppm
t cc:	Cycle to Cycle Jitter			150	Ps
t dc	Reference Duty Cycle	40		60	%
RTrising	Rising Edge Rate	0.6		4.0	V/ns
RTFALLING	Falling Edge Rate	-4.0		-0.6	V/ns



6.3.8 Internal Linear Regulator Electrical Specification

Symbols	Parameter	Min.	Тур.	Max.	Units
V_{IN}	Input Voltage Range	4.0	5.0	5.5	V
V _{OUT}	Output Voltage Range	3.0	3.3	3.6	V
I _{MAX}	Maximum capacity of current			90	mA

6.3.9 Power Consumption Specification

Symbols	Parameter	Max.	Units
${ m I}_{\sf CCHMAX}$	Maximum Current consumption of V _{CCH}	10.1	mA
I_{CCLMAX}	Maximum Current consumption of V _{CCL}	314.11	mA
I_{DDMAX}	Maximum Current consumption of V _{DD}	909	mA



7. Power on Sequence




Figure 4: waveform of power on sequence

Symbols	Parameter	Min.	Тур.	Max.	Units
t 5V2VCCH	V _{CCH} (90%) available after 5V or VBUS (90%) available		3	6	ms
t vcch2vccl	V _{CCL} (90%) available after V _{CCH} (90%) available	0	5	10	ms
tvcch2vdd	V _{DD} (90%) available after V _{CCH} (90%) available			90	ms
t rst	RST (90%) ready after V _{CCH} (90%) available	0			ms
t _{25CLKOUT}	25MHz clock available after RST#(90%) assertion			10	ms
t _{PECLKOUT}	PCI Express Reference Clock output after RST#(90%) assertion	100			ms
t _{PERST}	PCI Express Reset (90%) assertion after PCI Express Reference Clock output	0			ms



8. Package Information





Figure 5: Mechanical Specification



9. Top Marking Information



- 1. asmedia: ASMedia Logo
- 2. ASM2364: Product Name
- 3. B: Version of ASMedia Logo
- 4. XXXXXXXXX: Serial No. Reserved for Vendor
- 5. YYWW: Date Code