

### 441b: x64 Automotive LPDDR5 SDRAM **Features**

# **Automotive LPDDR5 SDRAM**

## MT62F512M64D4, MT62F1G64D8

Features	Options	Marking
<ul> <li>Architecture</li> <li>12.8 GB/s maximum bandwidth per channel</li> </ul>	• LPDDR5 V <sub>DD1</sub> /V <sub>DD2H</sub> /V <sub>DD2L</sub> /V <sub>DDQ</sub> : 1.8V/1.05V/0.9V/0.5V	MT62F
- Frequency range: 800-5 MHz (data rate range per	<ul> <li>Array configuration</li> </ul>	
pin: 6400–40 Mb/s with WCK:CK = 4:1)	– 512 Meg x 64 (4 channels x16 I/O)	512M64
- Selectable CKR	– 1 Gig x 64 (4 channels x16 I/O)	1G64
• LPDDR5 data interface	<ul> <li>Device configuration</li> </ul>	
- Single x16 channel/die	– 4 die in package	D4
<ul> <li>Double-data-rate command/address entry</li> </ul>	– 8 die in package	D8
- Differential command clocks (CK_t/CK_c) for	<ul> <li>FBGA "green" package</li> </ul>	
high-speed operation	– 441-ball TFBGA (14.0mm × 14.0mm,	EK
<ul> <li>Differential data clocks (WCK_t/WCK_c)</li> </ul>	seated height: 1.1mm MAX, Ø0.42	
<ul><li>– Differential read strobe (RDQS_t/RDQS_c)</li></ul>	SMD)	
– 16 <i>n</i> -bit or 32 <i>n</i> -bit prefetch architecture	<ul> <li>Speed grade, cycle time (<sup>t</sup>WCK)</li> </ul>	
- 4KB page size with 8-bank (8B mode), 2KB page size	– 6400 Mb/s	-031
with bank group (BG mode), or 16-bank (16B mode)	<ul> <li>Functional Safety (FuSa)</li> </ul>	$\mathrm{F}^1$
operation	<ul> <li>Micron HW-Evaluated</li> </ul>	
- Command-selectable burst lengths (BL = 16 or 32)	(ISO 26262-8:2018, cl. 13)	
in bank group or 16-bank modes	- FMEDA (ISO 26262-5:2018, cl. 8, 9)	
<ul> <li>Background ZQ calibration/command-based ZQ</li> </ul>	<ul> <li>External assessment report</li> </ul>	
calibration	<ul> <li>Suitable for systems up to ASIL D</li> </ul>	
<ul> <li>Link protection (link ECC) support</li> </ul>	<ul> <li>Automotive grade</li> </ul>	A
- Partial-array self refresh (PASR) and partial-array	– AEC-Q100	
auto refresh (PAAR) with segment mask	– PPAP	
<ul> <li>Ultra-low-voltage core and I/O power supplies</li> </ul>	<ul> <li>Operating temperature:</li> </ul>	
$-V_{\rm DD1}$ = 1.70–1.95V; 1.8V NOM	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +95^{\circ}\text{C}$	IT
$-V_{DD2H} = 1.01-1.12V; 1.05V NOM$	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +105^{\circ}\text{C}$	AT
$-V_{\rm DD2L} = V_{\rm DD2H}$ or 0.87–0.97V; 0.9V NOM	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$	$\mathrm{UT}^2$
$-V_{DDQ} = 0.5V \text{ NOM or } 0.3V \text{ NOM (ODT off)}$	Revision	:В

- I/O characteristics
  - Interface-LVSTL 0.5/0.3
  - I/O type: Low-swing single-ended, V<sub>SS</sub> terminated
  - V<sub>OH</sub>-compensated output drive
  - Programmable V<sub>SS</sub> on-die termination (ODT)
  - Non target ODT support
  - DVFSQ support
- Low-power features
  - DVFSC: Dynamic voltage frequency scaling core
  - Single-ended CK, single-ended WCK, and single-ended RDQS
  - Data copy
  - Write X


- Notes: 1. For functional safety documentation, contact Micron sales representative.
  - 2. Based on automotive usage model. Contact Micron sales representative with questions.



# 441b: x64 Automotive LPDDR5 SDRAM Part Number Ordering Information

## **Part Number Ordering Information**

### **Figure 1: Part Number Chart**



**Table 1: Part Number List** 

Part Number	Total Density	Data Rate per Pin
MT62F512M64D4EK-031 AIT:B	4GB (32Gb)	6400 Mb/s
MT62F512M64D4EK-031 AAT:B	4GB (32Gb)	6400 Mb/s
MT62F512M64D4EK-031 AUT:B	4GB (32Gb)	6400 Mb/s
MT62F512M64D4EK-031 FAAT:B	4GB (32Gb)	6400 Mb/s
MT62F1G64D8EK-031 AIT:B	8GB (64Gb)	6400 Mb/s
MT62F1G64D8EK-031 AAT:B	8GB (64Gb)	6400 Mb/s
MT62F1G64D8EK-031 AUT:B	8GB (64Gb)	6400 Mb/s
MT62F1G64D8EK-031 FAAT:B	8GB (64Gb)	6400 Mb/s

## **FBGA Part Marking Decoder**

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at <a href="https://www.micron.com/decoder">www.micron.com/decoder</a>.

### LPDDR5/LPDDR5X Data Sheet List

This data sheet only describes the product specifications that are unique to the Micron devices listed in Table 1.

For general LPDDR5/LPDDR5X specifications, please refer to the data sheets below.

- General LPDDR5/LPDDR5X Specifications 1: Mode Registers
- General LPDDR5/LPDDR5X Specifications 2: AC/DC and Interface Specifications

2

• General LPDDR5/LPDDR5X Specifications 3: Features and Functionalities



## 441b: x64 Automotive LPDDR5 SDRAM Important Notes and Warnings

## **Important Notes and Warnings**

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



# 441b: x64 Automotive LPDDR5 SDRAM General Notes

## **General Notes**

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQs collectively, unless specifically stated otherwise.

RDQS, CK, and WCK should be interpreted as RDQS\_t, RDQS\_c, CK\_t, CK\_c, and WCK\_t, WCK\_c respectively unless specifically stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[6:0].

 $V_{REF}$  indicates  $V_{REF(CA)}$  and  $V_{REF(DO)}$ .

Complete functionality is described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



# 441b: x64 Automotive LPDDR5 SDRAM Functional Safety Notes

## **Functional Safety Notes**

This automotive LPDDR5 DRAM product family has been HW evaluated as outlined by ISO 26262-8:2018, clause 13. The HW evaluation was certified by an external assessor to provide a level of systematic fault coverage that allows its use in systems targeting up to ASIL D compliance.

This LPDDR5 DRAM contains several new functional safety (FuSa) features that operate within the JEDEC LPDDR5 protocols (commands, timings, and so forth). The specification addendum governing these FuSa features is available under NDA. This LPDDR5 DRAM may operate as a standard LPDDR5 DRAM only, or as a standard LPDDR5 DRAM with the additional functional safety features for substantially improved random hardware fault metrics. Contact a Micron sales representative to initiate the process required to obtain the specification addendum.



# 441b: x64 Automotive LPDDR5 SDRAM Device Configuration

## **Device Configuration**

**Table 2: Die Organization in the Package** 

Die Organization	512M64 (32 Gb/package)	1G64 (64 Gb/package)
Channel A, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel B, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel C, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel D, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel A, rank 1	-	x16 mode × 1 die
Channel B, rank 1	-	x16 mode × 1 die
Channel C, rank 1	-	x16 mode × 1 die
Channel D, rank 1	-	x16 mode × 1 die

Notes: 1. Refer to the Package Block Diagram section in this data sheet.

**Table 3: Die Addressing** 

Description	512M64 (	32 Gb/package)/1G64 (64 Gb/p	oackage)	
Density per die		8Gb		
Bits		8,589,934,592		
Bank mode	BG mode	16B mode	8B mode	
Configuration	32Mb × 16 DQ × 4 banks × 4BG	32Mb × 16 DQ × 16 banks	64Mb × 16 DQ × 8 banks	
Number of banks	4	16	8	
Number of bank groups	4	1	1	
Array prefetch bits	256	256	512	
Rows per bank		32,768		
Columns		64		
Page size (bytes)	2048	2048	4096	
Native burst length	16	16	32	
Number of I/Os		16		
Bank address	BA[1:0]	BA[3:0]	BA[2:0]	
Bank group address	BG[1:0]	-	-	
Row address		R[14:0]		
Column address		C[5:0]		
Burst address	B[3:0]	B[3:0]	B[4:0]	
Burst starting address boundary		128-bit		

Notes: 1. Refer to the SDRAM Addressing section in General LPDDR5/LPDDR5X Specifications 3.

2. Refer to the Speed Grades and Effective Burst Length in General LPDDR5 Specifications 3.



# 441b: x64 Automotive LPDDR5 SDRAM Refresh Requirement Parameters

## **Refresh Requirement Parameters**

## **Table 4: Refresh Requirement Parameters**

		8Gb		
Parameter	Symbol	BG and 16B Mode	8B Mode	Unit
REFRESH cycle time (all banks)	<sup>t</sup> RFCab	210	210	ns
REFRESH cycle time (per bank)	<sup>t</sup> RFCpb	120	120	ns
Per bank refresh to per bank refresh time (different bank)	<sup>t</sup> PBR2PBR	90	90	ns
Per bank refresh to ACTIVATE command time (different bank)	<sup>t</sup> PBR2ACT	7.5	10	ns

Notes: 1. This table only describes refresh parameters that are density dependent. Refer to Refresh Requirement section in General LPDDR5/LPDDR5X Specifications 3 for all refresh parameters.




# 441b: x64 Automotive LPDDR5 SDRAM Package Block Diagrams

## **Package Block Diagrams**

### **Quad Die, Quad Channel**

## Figure 2: Quad-Die, Quad-Channel Package Block Diagram






# 441b: x64 Automotive LPDDR5 SDRAM Package Block Diagrams

## **Eight Die, Quad Channel**

Figure 3: Eight-Die, Quad-Channel Package Block Diagram





# 441b: x64 Automotive LPDDR5 SDRAM Ball Assignments and Descriptions

# **Ball Assignments and Descriptions**

## **Table 5: Ball/Pad Descriptions**

Symbol	Туре	Description
CK_t_[A:D] CK_c_[A:D]	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0_[A:D], CS1_[A:D]	Input	<b>Chip select:</b> CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1_[A:D] become NC pins in a single-rank package.
CA[6:0]_[A:D]	Input	<b>Command/address inputs:</b> Provide the command and address inputs according to the command truth table.
WCK[1:0]_t_[A:D] WCK[1:0]_c_[A:D]	Input	<b>Data clock:</b> WCK_t and WCK_c are differential clock inputs used for WRITE data capture and READ data output.
DQ[15:0]_[A:D]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t_[A:D] RDQS[1:0]_c_[A:D]	I/O Output	<b>Read data strobe:</b> RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0]_[A:D]	I/O	<b>Data mask inversion:</b> DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A_C, ZQ_B_D	Reference	<b>ZQ calibration reference:</b> Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to $V_{DDQ}$ through a 240 $\Omega$ ±1% resistor.
$V_{\mathrm{DDQ}}, V_{\mathrm{DD1}}, V_{\mathrm{DD2H}}, \ V_{\mathrm{DD2L}}$	Supply	Power supplies: Isolated on the die for improved noise immunity.
V <sub>SS</sub>	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	<b>Reset:</b> When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	_	No connect: Not internally connected.

**=** 

Micron Technology, Inc. reserves the right to change products or specifications without notice. © 2020 Micron Technology, Inc. All rights reserved.

# 441b: x64 Automotive LPDDR5 SDRAM Ball Assignments and Descriptions

107		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
A	Α	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>		V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	А
6	В	V <sub>SS</sub>	DQ0_A	V <sub>ss</sub>	DQ3_A	V <sub>DD2H</sub>	V <sub>ss</sub>	DQ11_A	DQ9_A	DQ8_A	V <sub>ss</sub>	V <sub>DD2H</sub>	DQ0_C	V <sub>SS</sub>	DQ3_C	V <sub>DD2H</sub>	V <sub>ss</sub>	DQ11_C	DQ9_C	DQ8_C	RFU	V <sub>ss</sub>	В
(	С	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ2_A	$V_{\mathrm{DDQ}}$	CA0_A	V <sub>DD2H</sub>	V <sub>ss</sub>	DQ10_A	$V_{DDQ}$	V <sub>DD2H</sub>	V <sub>ss</sub>	V <sub>SS</sub>	DQ2_C	V <sub>DDQ</sub>	CA0_C	V <sub>DD2H</sub>	V <sub>ss</sub>	DQ10_C	V <sub>DDQ</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	С
		V <sub>SS</sub>	DQ1_A	WCK0_c_A	V <sub>SS</sub>	CA1_A	CS0_A	V <sub>DDQ</sub>	V <sub>ss</sub>	WCK1_t_A	V <sub>DD2H</sub>	V <sub>DDQ</sub>	DQ1_C	WCK0_c_C	V <sub>SS</sub>	CA1_C	CS0_C	V <sub>DDQ</sub>	V <sub>SS</sub>	WCK1_t_C	V <sub>DDQ</sub>	V <sub>ss</sub>	D
	E	$V_{\rm DDQ}$	RDQS0_c_A	V <sub>SS</sub>	WCK0_t_A	V <sub>ss</sub>	CS1_A	V <sub>ss</sub>	WCK1_c_A	DMI1_A	V <sub>ss</sub>	V <sub>DDQ</sub>	RDQS0_c_C	V <sub>SS</sub>	WCK0_t_C	V <sub>ss</sub>	CS1_C	V <sub>ss</sub>	WCK1_c_C	DMI1_C	V <sub>SS</sub>	V <sub>DD2H</sub>	E
	F	$V_{DDQ}$	RDQS0_t_A	V <sub>SS</sub>	$V_{\mathrm{DDQ}}$	V <sub>ss</sub>	CA2_A	V <sub>ss</sub>	RDQS1_t_A	V <sub>ss</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS0_t_C	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>ss</sub>	CA2_C	V <sub>SS</sub>	RDQS1_t_C	V <sub>ss</sub>	V <sub>DDQ</sub>	V <sub>DD2H</sub>	F
(	G	V <sub>SS</sub>	DQ4_A	V <sub>DDQ</sub>	DMI0_A	RFU	RFU	CA6_A	V <sub>ss</sub>	RDQS1_c_A	V <sub>ss</sub>	V <sub>DDQ</sub>	DMI0_C	V <sub>DDQ</sub>	DQ4_C	RFU	RFU	CA6_C	V <sub>ss</sub>	RDQS1_c_C	V <sub>ss</sub>	V <sub>ss</sub>	G
ŀ	4	V <sub>DD2L</sub>	V <sub>SS</sub>	DQ5_A	V <sub>SS</sub>	CK_t_A	V <sub>SS</sub>	CA5_A	V <sub>DDQ</sub>	V <sub>SS</sub>	DQ12_A	V <sub>SS</sub>	V <sub>SS</sub>	DQ5_C	V <sub>SS</sub>	CK_t_C	V <sub>ss</sub>	CA5_C	V <sub>DDQ</sub>	V <sub>SS</sub>	DQ12_C	V <sub>DD2L</sub>	н
	J	V <sub>DD2H</sub>	DQ6_A	DQ7_A	V <sub>DD2H</sub>	V <sub>ss</sub>	CK_c_A	V <sub>ss</sub>	DQ14_A	DQ13_A	V <sub>ss</sub>	V <sub>DD2L</sub>	DQ6_C	DQ7_C	V <sub>DD2L</sub>	ZQ_A_C	CK_c_C	V <sub>SS</sub>	DQ14_C	DQ13_C	V <sub>ss</sub>	V <sub>DD2H</sub>	J
ŀ	K	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	CA3_A	CA4_A	V <sub>DD2L</sub>	V <sub>ss</sub>	DQ15_A	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>ss</sub>	CA3_C	CA4_C	V <sub>DD2H</sub>	V <sub>ss</sub>	DQ15_C	V <sub>ss</sub>	к
	L	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>ss</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>DD2L</sub>	V <sub>DD2H</sub>	L
N	Л	V <sub>SS</sub>	DQ15_B	V <sub>SS</sub>	V <sub>DD2H</sub>	CA4_B	CA3_B	V <sub>ss</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	DQ15_D	V <sub>ss</sub>	V <sub>DD2L</sub>	CA4_D	CA3_D	V <sub>ss</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>ss</sub>	м
ı	N	V <sub>DD2H</sub>	V <sub>SS</sub>	DQ13_B	DQ14_B	V <sub>ss</sub>	CK_c_B	ZQ_B_D	V <sub>DD2L</sub>	DQ7_B	DQ6_B	V <sub>DD2L</sub>	V <sub>SS</sub>	DQ13_D	DQ14_D	V <sub>ss</sub>	CK_c_D	V <sub>ss</sub>	V <sub>DD2H</sub>	DQ7_D	DQ6_D	V <sub>DD2H</sub>	N
1	Р	V <sub>DD2L</sub>	DQ12_B	V <sub>SS</sub>	V <sub>DDQ</sub>	CA5_B	V <sub>SS</sub>	CK_t_B	V <sub>SS</sub>	DQ5_B	V <sub>SS</sub>	V <sub>SS</sub>	DQ12_D	V <sub>SS</sub>	V <sub>DDQ</sub>	CA5_D	V <sub>SS</sub>	CK_t_D	V <sub>SS</sub>	DQ5_D	V <sub>SS</sub>	V <sub>DD2L</sub>	Р
	R	V <sub>SS</sub>	V <sub>SS</sub>	RDQS1_c_B	V <sub>SS</sub>	CA6_B	RFU	RFU	DQ4_B	V <sub>DDQ</sub>	DMI0_B	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS1_c_D	V <sub>SS</sub>	CA6_D	RFU	RFU	DMI0_D	V <sub>DDQ</sub>	DQ4_D	V <sub>SS</sub>	R
	т	V <sub>DD2H</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS1_t_B	V <sub>SS</sub>	CA2_B	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS0_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS1_t_D	V <sub>SS</sub>	CA2_D	V <sub>SS</sub>	V <sub>DDQ</sub>	V <sub>SS</sub>	RDQS0_t_D	V <sub>DDQ</sub>	Т
ι	J	V <sub>DD2H</sub>	V <sub>SS</sub>	DMI1_B	WCK1_c_B	V <sub>SS</sub>	CS1_B	V <sub>SS</sub>	WCK0_t_B	V <sub>SS</sub>	RDQS0_c_B	V <sub>DDQ</sub>	V <sub>SS</sub>	DMI1_D	WCK1_c_D	V <sub>SS</sub>	CS1_D	V <sub>SS</sub>	WCK0_t_D	V <sub>SS</sub>	RDQS0_c_D	V <sub>DDQ</sub>	U
١	v	V <sub>SS</sub>	V <sub>DDQ</sub>	WCK1_t_B	V <sub>SS</sub>	V <sub>DDQ</sub>	CS0_B	CA1_B	V <sub>ss</sub>	WCK0_c_B	DQ1_B	V <sub>DDQ</sub>	V <sub>DD2H</sub>	WCK1_t_D	V <sub>SS</sub>	V <sub>DDQ</sub>	CS0_D	CA1_D	V <sub>SS</sub>	WCK0_c_D	DQ1_D	V <sub>ss</sub>	٧
V	v	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DDQ</sub>	DQ10_B	V <sub>SS</sub>	V <sub>DD2H</sub>	CA0_B	V <sub>DDQ</sub>	DQ2_B	V <sub>ss</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DDQ</sub>	DQ10_D	V <sub>ss</sub>	V <sub>DD2H</sub>	CA0_D	V <sub>DDQ</sub>	DQ2_D	V <sub>SS</sub>	V <sub>DD2H</sub>	w
,	Y	V <sub>SS</sub>	RESET_N	DQ8_B	DQ9_B	DQ11_B	V <sub>ss</sub>	V <sub>DD2H</sub>	DQ3_B	V <sub>SS</sub>	DQ0_B	V <sub>DD2H</sub>	V <sub>ss</sub>	DQ8_D	DQ9_D	DQ11_D	V <sub>SS</sub>	V <sub>DD2H</sub>	DQ3_D	V <sub>SS</sub>	DQ0_D	V <sub>ss</sub>	Y
4/	Α	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>DD2H</sub>	V <sub>DD2H</sub>	V <sub>DD2L</sub>	V <sub>SS</sub>	V <sub>DD1</sub>	V <sub>DD2H</sub>	V <sub>SS</sub>	V <sub>DD2L</sub>	V <sub>DD1</sub>	V <sub>SS</sub>	V <sub>ss</sub>	A#
<del>-</del>		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
											Тор	View (ball	down)										
							V <sub>SS</sub>		V <sub>DD1</sub>	V <sub>DD</sub>	2H	V <sub>DD2L</sub>	V <sub>DDO</sub>		CK	RDQS	,	wck	DQ, DI	мі С	A, CS, ZQ, R	ESET	NC NC
							33		551	DD.		2021	550								,		7





# 441b: x64 Automotive LPDDR5 SDRAM Package Dimensions

## **Package Dimensions**

### 441-Ball Package (Package Code: EK)

Figure 5: 441-Ball TFBGA - 14.0mm x 14.0mm (Package Code: EK)





12

Notes: 1. All dimensions are in millimeters.

2. Solder ball composition: SACQ with CuOSP pads (Sn- 4Ag-0.5Cu-3Bi-0.05Ni)



# 441b: x64 Automotive LPDDR5 SDRAM Product-Specific Mode Register Definition

# **Product-Specific Mode Register Definition**

## **Table 6: Mode Register Contents**

Mode											
Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
MR0			Unified NT ODT behavior mode	DMI out- put behav- ior mode	Optimized refresh mode	Enhanced WCK always-on mode	Latency mode	NT ODT timing mode			
	OP[0] = 1b: Device supports different NT ODT latency for DQ and RDQS										
	OP[1] = 0b: Device supports x16 mode latency										
	OP[2] = 1b: Device supports enhanced WCK always-on mode										
	OP[3] = 1b: Device supports optimized refresh mode										
	OP[4] = 1b: Device supports both DMI behavior mode 1 and 2 and mode selection										
1405		OP[5] =	1b: The NT OI		ollows the uni	fied NT ODT b	ehavior				
MR5				Manufa							
MR6					b : Micron on ID1						
IVINO					0110b						
MR8	I/O v	vidth			nsity						
	OP[7:6] = 00b: x16										
MR13											
		1b: 0			operation (de DQ7 and V <sub>RE</sub>		DQ6				
MR19			WCK2DQ OSC FM								
			OP[5]	= 1b: WCK2D0	Q OSC FM supp	ported					
MR21	WXS				ODTD-CSFS	WXFS	RDCFS	WDCFS			
			OP[0] = 1b:	WRITE DATA	COPY function	n supported					
	OP[1] = 1b: READ DATA COPY function supported										
	OP[2] = 1b: WRITE X function supported										
	OP[3] = 1b: Device ODTD-CS is supported  OP[7] = 1b: Data to be written can be selected with 0 and 1										
MD22	DE				r can be select	ed with 0 and	11				
MR22	KE	ECC .		OOb: Write lin	k ECC disables	l (dofault)					
	OP[5:4] = 00b: Write link ECC disabled (default) 01b: Write link ECC enabled (See Note 3)										
	OP[7:6] = 00b: Read link ECC disabled (default) 01b: Read link ECC enabled (See Note 3)										
MR24	DFES										
			(	OP[7] = 1b: DF	E is supported	l					
MR26		RDQSTFS									
		OP[6]	= 1b: Read/wr	ite-based RDC	S_t TRAINING	function supp	ported				



# 441b: x64 Automotive LPDDR5 SDRAM Product-Specific Mode Register Definition

## **Table 6: Mode Register Contents (Continued)**

Mode Register	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0			
MR27								RFM			
		OP[0] = 0b: RFM not required									
MR43		SBEC Rule									
	(	OP[6] = 1b: Sin	nultaneous SB	E on each DQ	byte and DM	l are independ	dently counted	d			

- Notes: 1. The contents of mode registers described here reflect information specific to each die in these packages.
  - 2. Refer to General LPDDR5/LPDDR5X Specification 1 for mode registers not described here.
  - 3. Write link ECC and read link ECC are supported.



## **I<sub>DD</sub> Parameters**

Refer to  $I_{DD}$  Specification Parameters and Test Conditions section in General LPDDR5/LPDDR5X Specifications 2 for detailed conditions.

## Table 7: I<sub>DD</sub> Parameters - Single Die

 $V_{DD1} = 1.70 - 1.95 V; \ V_{DD2H} = 1.01 - 1.12 V; \ V_{DD2L} = 0.87 - 0.97 V; \ V_{DDQ} = 0.47 - 0.57 V;$ 

Notes 1 and 2 apply to entire table.

			6400 Mb/s			
Symbol	Supply	AIT	AAT	AUT	Unit	Note
I <sub>DD01</sub>	$V_{DD1}$	2.9	2.9	3.5	mA	
I <sub>DD02H</sub>	V <sub>DD2H</sub>	45.0	45.0	58.0		
I <sub>DD02L</sub>	V <sub>DD2L</sub>	0.25	0.25	0.25		
I <sub>DD0Q</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD2P1</sub>	V <sub>DD1</sub>	1.3	1.3	1.5	mA	
I <sub>DD2P2H</sub>	$V_{DD2H}$	2.5	2.5	3.1		
I <sub>DD2P2L</sub>	V <sub>DD2L</sub>	0.25	0.25	0.25		
I <sub>DD2PQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	1.3	1.3	1.5	mA	
I <sub>DD2PS2H</sub>	$V_{DD2H}$	2.5	2.5	3.1		
I <sub>DD2PS2L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD2PSQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD2N1</sub>	V <sub>DD1</sub>	1.3	1.3	1.5	mA	
I <sub>DD2N2H</sub>	$V_{DD2H}$	30.0	30.0	50.0		
I <sub>DD2N2L</sub>	V <sub>DD2L</sub>	0.25	0.25	0.25		
I <sub>DD2NQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.3	1.3	1.5	mA	
I <sub>DD2NS2H</sub>	$V_{DD2H}$	30.0	30.0	50.0		
I <sub>DD2NS2L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD2NSQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD3P1</sub>	V <sub>DD1</sub>	1.5	1.5	1.9	mA	
I <sub>DD3P2H</sub>	V <sub>DD2H</sub>	8.4	8.4	12.0		
I <sub>DD3P2L</sub>	V <sub>DD2L</sub>	0.25	0.25	0.25		
I <sub>DD3PQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		



			6400 Mb/s			
Symbol	Supply	AIT	AAT	AUT	Unit	Note
I <sub>DD3PS1</sub>	$V_{DD1}$	1.5	1.5	1.9	mA	
I <sub>DD3PS2H</sub>	V <sub>DD2H</sub>	8.4	8.4	12.0		
I <sub>DD3PS2L</sub>	$V_{DD2L}$	0.25	0.25	0.25	]	
I <sub>DD3PSQ</sub>	$V_{DDQ}$	0.75	0.75	0.75	]	
I <sub>DD3N1</sub>	V <sub>DD1</sub>	1.9	1.9	2.3	mA	
I <sub>DD3N2H</sub>	V <sub>DD2H</sub>	39.0	39.0	50.0		
I <sub>DD3N2L</sub>	$V_{DD2L}$	0.25	0.25	0.25	]	
I <sub>DD3NQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	1.9	1.9	2.3	mA	
I <sub>DD3NS2H</sub>	V <sub>DD2H</sub>	39.0	39.0	50.0		
I <sub>DD3NS2L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD3NSQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD4R1</sub>	V <sub>DD1</sub>	7.2	7.2	7.7	mA	3, 4
I <sub>DD4R2H</sub>	V <sub>DD2H</sub>	372	372	384	1	
I <sub>DD4R2L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD4RQ</sub>	$V_{DDQ}$	106	106	106		
I <sub>DD4W1</sub>	V <sub>DD1</sub>	6.2	6.2	6.7	mA	3
I <sub>DD4W2H</sub>	V <sub>DD2H</sub>	310	310	340	]	
I <sub>DD4W2L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD4WQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD51</sub>	V <sub>DD1</sub>	23.0	23.0	23.0	mA	
I <sub>DD52H</sub>	V <sub>DD2H</sub>	170	170	170		
I <sub>DD52L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD5Q</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	2.2	2.2	2.6	mA	
I <sub>DD5AB2H</sub>	$V_{DD2H}$	35.0	35.0	50.0		
I <sub>DD5AB2L</sub>	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD5ABQ</sub>	$V_{DDQ}$	0.75	0.75	0.75		
I <sub>DD5PB1</sub>	$V_{DD1}$	2.2	2.2	2.6	mA	
I <sub>DD5PB2H</sub>	$V_{DD2H}$	35.0	35.0	50.0		
DD5PB2L	$V_{DD2L}$	0.25	0.25	0.25		
I <sub>DD5PBQ</sub>	$V_{DDQ}$	0.75	0.75	0.75	]	

Notes: 1. Published  $I_{DD}$  values except  $I_{DD4RQ}$  are the maximum  $I_{DD}$  values considering the worst-case conditions of process, temperature, and voltage.



- 2. BG mode. DVFSC and DVFSQ disabled.
- 3. BL = 16, DBI disabled.
- 4.  $I_{DD4RO}$  value is reference only. Typical value. Output load = 5pF;  $R_{ON}$  = 40 ohms;  $T_{C}$  = 25°C

### Table 8: Full-Array Power-Down Self Refresh Current/Deep-Sleep Mode Current - Single Die

 $V_{DD1} = 1.70-1.95V$ ;  $V_{DD2H} = 1.01-1.12V$ ;  $V_{DD2L} = 0.87-0.97V$ ;  $V_{DDQ} = 0.47-0.57V$ 

Symbol	Supply	Value	Unit
I <sub>DD61</sub>	V <sub>DD1</sub>	0.25	mA
I <sub>DD62H</sub>	$V_{DD2H}$	0.60	
I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.01	
I <sub>DD6Q</sub>	$V_{DDQ}$	0.01	
I <sub>DD6DS1</sub>	V <sub>DD1</sub>	0.25	
I <sub>DD6DS2H</sub>	$V_{\mathrm{DD2H}}$	0.60	
I <sub>DD6DS2L</sub>	V <sub>DD2L</sub>	0.01	
I <sub>DD6DSQ</sub>	$V_{DDQ}$	0.01	
I <sub>DD61</sub>	V <sub>DD1</sub>	3.6	mA
I <sub>DD62H</sub>	V <sub>DD2H</sub>	14.5	
I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.25	
I <sub>DD6Q</sub>	$V_{DDQ}$	0.75	
I <sub>DD6DS1</sub>	V <sub>DD1</sub>	3.6	
I <sub>DD6DS2H</sub>	V <sub>DD2H</sub>	14.5	
I <sub>DD6DS2L</sub>	V <sub>DD2L</sub>	0.25	
I <sub>DD6DSQ</sub>	$V_{DDQ}$	0.75	
I <sub>DD61</sub>	V <sub>DD1</sub>	3.6	mA
I <sub>DD62H</sub>	V <sub>DD2H</sub>	14.5	
I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.25	
I <sub>DD6Q</sub>	$V_{DDQ}$	0.75	
I <sub>DD6DS1</sub>	V <sub>DD1</sub>	3.6	
I <sub>DD6DS2H</sub>	$V_{DD2H}$	14.5	
I <sub>DD6DS2L</sub>	V <sub>DD2L</sub>	0.25	
I <sub>DD6DSQ</sub>	$V_{DDQ}$	0.75	
	IDD61	I_DD61	IDD61



Temperature	Symbol	Supply	Value	Unit
125°C	I <sub>DD61</sub>	V <sub>DD1</sub>	5.6	mA
	I <sub>DD62H</sub>	V <sub>DD2H</sub>	30.0	
	I <sub>DD62L</sub>	V <sub>DD2L</sub>	0.25	
	I <sub>DD6Q</sub>	$V_{\mathrm{DDQ}}$	0.75	
	I <sub>DD6DS1</sub>	V <sub>DD1</sub>	5.6	
	I <sub>DD6DS2H</sub>	V <sub>DD2H</sub>	30.0	
	I <sub>DD6DS2L</sub>	V <sub>DD2L</sub>	0.25	
	I <sub>DD6DSQ</sub>	$V_{\mathrm{DDQ}}$	0.75	

Notes: 1.  $I_{DD6}$  25°C is the typical value in the distribution with nominal  $V_{DD}$  and a reference-only value.  $I_{DD6}$  95°C,  $I_{DD6}$  105°C, and  $I_{DD6}$  125°C are the maximum  $I_{DD}$  guaranteed value considering the worst-case conditions of process, temperature, and voltage.

2. DVFSC and DVFSQ disabled.



# 441b: x64 Automotive LPDDR5 SDRAM Revision History

## **Revision History**

### Rev. F - 5/2021

• Updated legal status to Production for QDP package

### Rev. E - 2/2021

- Updated legal status to Production of 8DP package
- Updated IDD6(Power Down) specification and added IDD6DS(Deep Sleep) specification up to 125°C
- Updated FuSa features
- Updated Automotive grade features
- Added Functional Safety Notes section
- Added again FuSa MPNs(MT62F512M64D4EK-031 FAAT:B, MT62F1G64D8EK-031 FAAT:B) in the Part Number List table

#### Rev. D - 10/2020

- Updated Operating Temperature in Features
- Removed FuSa MPNs from Part Number List table
- Added FuSa introduction in General Notes
- Updated Package Dimensions (Package Code: EK): Updated coplanarity from 0.08mm to 0.1mm; Updated standoff (ball height) from 0.3 ±0.05mm to 0.265 ±0.05mm
- Updated I<sub>DD3PS2H</sub> of AUT part from 8.4mA to 12.0mA

### Rev. C - 7/2020

- · Updated legal status to Preliminary
- Added I<sub>DD</sub> Parameters
- Updated Micron part number with functional safety enabled option

### Rev. B - 5/2020

• Corrected lower operating temperature from -45°C to -40°C for AIT/AAT/AUT.

### Rev. A - 4/2020

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006 208-368-4000, micron.com/support

Micron and the Micron logo are trademarks of Micron Technology, Inc.
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.