





QSPI_1_CS# QSPI_1_CS#
 QSPI_1_CLK QSPI_1_CLK
 QSPI_1_DQ0 QSPI_1_DQ0
 QSPI_1_DQ1 QSPI_1_DQ1
 QSPI_1_DQ2 QSPI_1_DQ2
 QSPI_1_DQ3 QSPI_1_DQ3
 FPGA_PROG_ENABLE FPGA_PROG_ENABLE
 CPU_PROG_ENABLE CPU_PROG_ENABLE





QSPI_1_CS#
 QSPI_1_CLK
 QSPI_1_DQ0
 QSPI_1_DQ1
 QSPI_1_DQ2
 QSPI_1_DQ3



USB2_N USB2_N
 USB2_P USB2_P



SCLK SCLK
 MOSI MOSI
 MISO MISO
 U_IO3 U_IO3






All address/control (A/C) bits must be allocated in a single bank: ok
 All A/C byte lanes should be contiguous and no skip byte lanes is allowed: ok
 The address/control bank should be the same or adjacent to that of the write data bank: ok
 There should not be any empty byte lane or read byte lane between A/C and write data byte lanes. This rule applies when A/C and write data share the same bank or located in adjacent banks: ok
 Address/control nims should not share a byte lane with the write data as well as ma: ok

CQ and CQ# must be allocated to either pin 0 or pin 6 of a byte lane. For example, if CQ is allocated to pin 0, CQ# should be allocated to pin 6 and vice versa: ok



- Pins can swap freely within each Write Data byte group.
- Pins can swap freely within each Read Data byte group, except CQ/CQ# pins. Pins can swap freely within and between their corresponding byte groups, but should not violate above mentioned Read Data pin/bit lane allocation rules.
- Pins can swap freely within each Address/Control byte group. Pins can swap freely within and between their corresponding byte groups, but should not violate above mentioned Address/Control pin/bit lane allocation rules.
- Write Data Byte groups can swap easily with each other, but should not violate above mentioned Write Data pin/bit lane allocation rules.
- Read Data Byte groups can swap easily with each other, but should not violate above mentioned Read Data pin/bit lane allocation rules.
- Address/Control Byte groups can swap easily with each other, but should not violate above mentioned Address/Control pin/bit lane allocation rules.

No other pin swapping is permitted.




BANK 112 & 113 SHARE ONE SOURCE REF CLK

BANK 116 & 117 SHARE ONE SOURCE REF CLK

SOURCE 0 FROM M88

SOURCE 1 FROM LOGIC + SI

TOTAL 04 SOURCE



Cannot open file C:\Users\esys\Drop box\kine

project: HTPSR5G

Size: A4

Number:10

Revision:1.0

Date: 9/30/2024

Time: 5:15:58 PM

Sheet 10 of 41

File: GTX PWR.SchDoc

HTP Hitech Co.,Ltd

OCT5B - 2303, Resco Urban Area

74 Phan Van Dong, Bac Tu Liem

Hanoi

1

2

3

4

5

6











7

8

1/SEQUENCE NOTE
2/MAX PWR NOTE
3/NUMBER CAP NOTE

Table 2-3: Required PCB Capacitor Quantities per Device: Kintex-7 Devices(1)(2)
PAGE 17 LG463

330UF/CT343
1000UF/CT216
47UF/CT500
47UF/CT1005



U1M	U1M	U1M
AC19	NC	J16
AC19	NC	J17
AC19	NC	J18
AC19	NC	J19
AC19	NC	J20
AC19	NC	J21
AC19	NC	J22
AC19	NC	J23
AC19	NC	J24
AC19	NC	J25
AC19	NC	J26
AC19	NC	J27
AC19	NC	J28
AC19	NC	J29
AC19	NC	J30
AC19	NC	J31
AC19	NC	J32
AC19	NC	J33
AC19	NC	J34
AC19	NC	J35
AC19	NC	J36
AC19	NC	J37
AC19	NC	J38
AC19	NC	J39
AC19	NC	J40
AC19	NC	J41
AC19	NC	J42
AC19	NC	J43
AC19	NC	J44
AC19	NC	J45
AC19	NC	J46
AC19	NC	J47
AC19	NC	J48
AC19	NC	J49
AC19	NC	J50
AC19	NC	J51
AC19	NC	J52
AC19	NC	J53
AC19	NC	J54
AC19	NC	J55
AC19	NC	J56
AC19	NC	J57
AC19	NC	J58
AC19	NC	J59
AC19	NC	J60
AC19	NC	J61
AC19	NC	J62
AC19	NC	J63
AC19	NC	J64
AC19	NC	J65
AC19	NC	J66
AC19	NC	J67
AC19	NC	J68
AC19	NC	J69
AC19	NC	J70
AC19	NC	J71
AC19	NC	J72
AC19	NC	J73
AC19	NC	J74
AC19	NC	J75
AC19	NC	J76
AC19	NC	J77
AC19	NC	J78
AC19	NC	J79
AC19	NC	J80
AC19	NC	J81
AC19	NC	J82
AC19	NC	J83
AC19	NC	J84
AC19	NC	J85
AC19	NC	J86
AC19	NC	J87
AC19	NC	J88
AC19	NC	J89
AC19	NC	J90
AC19	NC	J91
AC19	NC	J92
AC19	NC	J93
AC19	NC	J94
AC19	NC	J95
AC19	NC	J96
AC19	NC	J97
AC19	NC	J98
AC19	NC	J99
AC19	NC	J100

1/VCCINT/VCCBRAM: 1.0V
2/VCCAUX,VCCAUX_IO,VCCO HPBANK: 1.8V
3/VCCO HR BANK: 3.3V

EN_PWR_FPGA ACTIVE LOW

EN_1.0V_FPGA EN_1.0V_FPGA R230 EN_PWR_FPGA EN_PWR_FPGA
0R/1% PGOOD_FPGA PGOOD_FPGA

1/VCCINT: 1.0V/40A

3/VCCO HR BANK:3.3V/10A

PWR STEP 2

EN_1.8V_FPGA

EN_1.8V_FPGA

R231
100K/1%

C239
100NF/25V

GND

R233
0R/1%

PG_1.0V_FPGA OPEN DRAIN NEED PULL UP

PG_1.0V_FPGA

PWRSTEP3

5V MAIN

R235
100K/1%

EN_3.3V FPGA

C241
100nF/25V

GND

R237
0R/1%

PG_1.8V FPGA

PWR STEP3

5V MAIN

R236
100K/1%

C242
100NF/25V

GND

EN_1.2V GTX

R238
0R/1%

PG_1.8V FPGA

1/VCCINT: 1.0V
2/VMGTAVCC: 1V
3/VMGTA VTT: 1.2V & VMGTVCCAUX: 1.8V

1/VMGTAVCC: 1V/8A
2/MGTVCCAUX: 1.8V SHARE
3/VMGTAVTT: 1.2V/8A

CONNECT TO MCU SYS CONTROL

3.3V MCU

R241
100K/1%

NEED PULL UP FROM 3.3V CPU

PGOOD_FPGA

C244
100NF/25V

GND

PG_1.0V_PHY

PWR STEP8


Cannot open file C:\Users\seys\Drop box\kintep\...	project: HTPSR5G			HTP Hitech Co.,Ltd
	Size: A4	Number: 12	Revision: 1.0	OCT5B - 2303, Resco Urban Area
	Date: 9/30/2024	Time: 5:15:59 PM	Sheet 12 of 41	74 Pham Van Dong, Bac Tu Liem Hanoi
	File: PWR SEO.SchDoc			

PWR SEQUENCE FPGA:

1/ VCCINT/VCCBRAM: 1.0V
2/ VCCAUX, VCCAUX_IQ, VCCOHP BANK: 1.8V
3/ VCCOHR BANK: 3.3V

PWR RATE FPGA:

1/ VCCINT: 1.0V/50A
2/ VCCAUX, VCCAUX_IQ, VCCOHP BANK: 1.8V/10A
3/ VCCOHR BANK: 3.3V/20A



QDR II USED I3 PWR SEQUENCE
1.8V_VDD 1.8V_VDD
1.8V_VDDQ 1.8V_VDDQ
QDR2_VTT QDR2_VTT

PWR Sequence: STEP 0 DOFF LOW--> STEP1 VDD --> VDDQ + VREF

ADDRESS/DATA D-Q CAN SWAP






R Terminal nrgd2

JTAG DISABLE TCK = 0, TDO, TDI, TMS NC














address/command max length 6 inch

Data signal max length 6 inch



FFCA package flight times must be included in both total length constraints and skew





USED 1.8V PS FOR VDD
USED 1.5V PS FOR VDDQ
USED 0.75V VTT PS FOR QDR2_VTT




GROUP 1: D:CLK/BS
GROUP 2: Q:Q
GROUP 3: C/A
C: W/R/D
QVLD NO GROUP
DOFF NO GROUP












1 PIN RST 3.3V
1 BUS MDIO 1.8V FORM CPU






CONNECT TO HPBANK




ADDR PHY 7




U21
RTL8211E-VL






1 PIN RST 3.3V
1 BUS MDIO 1.8V FORM CPU




CONNECT TO HPBANK






PHY_RST

PHY_RST


ADDR PHY7



U27
RTL8211E-VL



1 PIN RST 3.3V
1 BUS MDIO 1.8V FORM CPU



CONNECT TO HP BANK

R6_RX0	R6_RX0_SELRGV	14
R6_RX1	R6_RX1_TXDLY	16
R6_RX2	R6_RX2_AN0	17
R6_RX3	R6_RX3_AN1	18
R6_RX3	R6_RXCTLAD2	13
R6_RXCTL	R6_RXC	19

R6_TX0	R6_TX0	23
R6_TX1	R6_TX1	24
R6_TX2	R6_TX2	25
R6_TX3	R6_TX3	26
R6_TX3	R6_TXCTL	27
R6_TXCTL	R6_TXC	22

CPU_MDIO	CPU_MDIO	31
CPU_MDC	CPU_MDC	30

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST

PHY_RST


PHY_RST

PHY_RST




PHY_RST


PHY_RST



ADDR PHY7



U30
RTL8211E-VL










CLOCK SPEC:
SYS CLK: 100MHz OSC 50PPM?

SYS CLK_100_N
SYS CLK_100_P

CONNECT TO BANK 14



I2C ADDR 111000 + I2C_1SB




1

2

3

4




Cannot open file C:\Users\esys\Drop box\kinte	project: <i>HTPSR5G</i>			<i>HTP Hitech Co.,Ltd</i> <i>OCT5B - 2303, Resco Urban Area</i> <i>74 Pham Van Dong, Bac Tu Liem</i> <i>Hanoi</i>
	Size: <i>A4</i>	Number: <i>30</i>	Revision: <i>1.0</i>	
	Date: <i>9/30/2024</i>	Time: <i>5:16:05 PM</i>	Sheet <i>30</i> of <i>41</i>	
	File: <i>M88 GNSS.SchDoc</i>			


1

2

3

4






Cannot open file C:\Users\esys\Drop box\kinte	project: HTPSR5G			HTPHitech Co.,Ltd
	Size: A4	Number: 34	Revision: 1.0	OCT5B - 2303, Resco Urban Area
	Date: 9/30/2024	Time: 5:16:06 PM	Sheet 34 of 41	74 Pham Van Dong, Bac Tu Liem
	File: SECURITY CHIP.SchDoc			Hanoi

1






2

3



4



FANS FOLLOWR MFR RECOMMENT!



CONNECT TO MCU



PLACE NEAR MAIN FPGA


1


2


3

4

Cannot open file C:\Users\esys\Drop box\kinte ...	project: HTPSR5G			HTP Hitech Co.,Ltd OCT5B - 2303, Resco Urban Area 74 Pham Van Dong, Bac Tu Liem Hanoi
	Size: A4	Number:35	Revision:1.0	
	Date: 9/30/2024	Time: 5:16:07 PM	Sheet35 of 41	
	File: FANS.SchDoc			







1

2

3

4

A

A

B




B

C

C

D

D




Cannot open file C:\Users\esys\Drop box\kinte ...	project: HTPSR5G			HTPHitech Co.,Ltd	
	Size: A4	Number: 41	Revision: 1.0	OCT5B - 2303, Resco Urban Area	
	Date: 9/30/2024	Time: 5:16:08 PM	Sheet 41 of 41	74 Pham Van Dong, Bac Tu Liem	
	File: SYSTEM PWR.SchDoc			Hanoi	


1

2

3

4





LED SIN	LED SIN
LED RST	LED RST
LED LATCH	LED LATCH
LED SHIFT	LED SHIFT
LED OE	LED OE

LED_S

