





















project: HTPSR5G			HTP Hitech Co.,Ltd OCT5B - 2303, Resco Urban Area 74 Pham Van Dong, Bac Tu Liem Hanoi
Size: A4	Number: 10	Revision: V7	
Date:26/01/2021	Time: 3:09:08 CH	Sheet 10of 51	
File: P10 CONFIG.SchDoc			







- Pins can swap freely within each Write Data byte group.
- Pins can swap freely within each Read Data byte group, except CQ/CQ# pins. Pins can swap freely within and between their corresponding byte groups, but should not violate above mentioned Read Data pin/byte lane allocation rules.
- Pins can swap freely within each Address/Control byte group. Pins can swap freely within and between their corresponding byte groups, but should not violate above mentioned Read Data pin/byte lane allocation rules.
- Address/Control pin/byte lane allocation rules are different from above mentioned Write Data byte groups and should not violate above mentioned Write Data pin/byte lane allocation rules.
- Read Data Byte groups can swap easily with each other, but should not violate above mentioned Read Data pin/byte lane allocation rules.
- Address/Control Byte groups can swap easily with each other, but should not violate above mentioned Address/Control pin/byte lane allocation rules.
- No other pins are connected.

The entire read data bus must be placed in a single bank irrespective of the number of memory components.; ok

All byte lanes that are used for the read data of a single component must be adjacent, no skip byte lanes are allowed.: ok

One of the read data bytes of a memory component should be allocated in the center byte lanes (byte lanes 1 and 2); of

If a byte lane is used for read data, Bit[0] and Bit[6] must be used. Read clock (CQ or CQ#) gets the first priority and data (Q) is the next.: ok

Read data buses of two components should not share a byte line.: ok


Read Clock pair must be allocated in one of the byte lanes that are used for the read: 0x


CQ/CQ# pair must be allocated in a single byte lane.: ok

CQ/CQ# must be allocated only in the byte lanes 1 and 2 because the other byte, ok

CQ/CQ# must be allocated in the center byte lane of all used byte lanes. If two byte lanes are used for the read data, either one of them can be used for CQ/CQ# allocation: ok


CQ and CQ# must be allocated to either pin 0 or pin 6 of a byte lane. For example, if CQ is allocated to pin 0, CQ# should be allocated to pin 6 and vice versa; ok





Trace length from the resistor pins to the
FPGAs pins MGTREFP and MGTAVTTICAL
Connections must be equal in length

BANK 112 113 114 FOR PHY QSGMI



project: **HTPSR5G**

Size: A4

Number: 15


Revision: V7



Date: 26/01/2021 Time: 3:09:10 CH


Sheet 15 of 51

File: P15 GTX BANKS QSGMILSchDoc

HTP Hitech Co., Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi







1/SEQUENCE NOTE
2/MAX PWR NOTE
3/NUMBER CAP NOTE




Table 2-3: Required PCB Capacitor Quantities per Device: Kintex-7 Devices(1)(2)
PAGE 17 UG483

398/1/C

390F/C

100U/F/C

EUFICE

[illegible]project: *HTPSR5G*


Size: A4

Number: 19

Revision: V7

Date: 26/01/2021 Time: 3:09:11 CH


HTP Hitech Co.,Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi



project: HTPSR5G			HTP Hitech Co.,Ltd OCT5B - 2303, Resco Urban Area 74 Pham Van Dong, Bac Tu Liem Hanoi
Size: A4	Number: 21	Revision: V7	
Date:26/01/2021	Time: 3:09:12 CH	Sheet 21 of 51	
File: P21 SYSTEM PWR.SchDoc			

STEP 0: 5V_MAIN
STEP 1: 0.8V
STEP 2: 1.8V
STEP 3: 3.3V
STEP 4: 0.9V_MFG
STEP 5: 1.2V_MFG

0.8V RATE: 40A
1.8V RATE: 50A
3.3V RATE: 50A




PWR_SEQUENCE.GTX
 1 VCCING: 1.0V
 2 VMGTAVCC: 1V
 3 VMGTAVTT: 1.2V & VMGTVCCALX: 1.0V

PWR_RATE.GTX
 1 VMGTAVCC: 1V/8A
 2 VMGTVCCALX: 1.0V SHARE
 3 VMGTAVTT: 1.2V/8A

MODE 3C

MODE 3: When VSEN0 is used as a negative sense line, both the current sense and the voltage sense pins should depend upon the voltage level of CLKOUT/REFIN. When the CLKOUT/REFIN pin is within 20% of VCC, Channel 1 delays 2 delays of over Channel 1 (Mode 3A) when within 40% to 62% of VCC, 90° delay (Mode 3B) when greater than 62% to VCC, 180° delay (Mode 3C). Refer to the



project: **HTPSR5G**

Size: A4

Number: 24

Revision: V7

Date: 26/01/2021 Time: 3:09:13 CH



Sheet 24 of 51




File: P24 PWR GTX 25A.SchDoc


HTP Hitech Co., Ltd
 OCT5B - 2303, Resco Urban Area
 74 Pham Van Dong, Bac Tu Liem
 Hanoi


PWR_RATE_FPGA:
1/VCCINT: 1.8V/40A
2/VCCAUX,VCCAUX_Q0,VCCO HP BANK: 1.8V/10A
3/VCCO HR BANK: 3.3V/10A




PWR_RATE GTX:
1/ VMGTAVCC: 1V/BA
2/ MGTVCCAUX: 1.8V SHARE
3/ VMGTAVTT: 1.2V/BA































































































project: **HTPSR5G**
Size: A4
Date: 26/01/2021 Time: 3:09:19 CH
File: P31 PHY3.SchDoc

Number: 31
Revision: V7
Sheet 31 of 51


HTP Hitech Co., Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi









HTP Hitech Co.,Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi






File: P37 SWITCHS IIC.SchDoc

HTP Hitech Co.,Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi











project: HTPSR5G			HTP Hitech Co.,Ltd OCT5B - 2303, Resco Urban Area 74 Pham Van Dong, Bac Tu Liem Hanoi
Size: A4	Number: 42	Revision: V7	
Date: 26/01/2021	Time: 3:09:25 CH	Sheet 42of 51	
File: P42 CPU PWR.SchDoc			




OPTION		
400.0%	R7907	1.5K/1%
400.0%	R7908	1.5K/1%
400.0%	R7909	1.5K/1%
400.0%	R8900	1.5K/1%
400.0%	R8901	1.5K/1%


3.3V MD
R794
4.7K/1%




HTP Hitech Co.,Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi












RESERVE FOR I2C PULL UP



Input EN1 is also gated to FPGA reset, should be open or pulled up for normal operation. By driving EN1 low, on-board DC-DC converters will be not turned off



By driving signal RESIN to low you can reset the FPGA. This signal can be driven from the user's



project: **HTPSR5G**

Size: A4

Number: 46


Revision: V7

Date: 26/01/2021 Time: 3:09:27 CH


Sheet 46 of 51

File: P46 4X5 EXT1.SchDoc



HTP Hitech Co., Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi




project: HTPSR5G			HTP Hitech Co.,Ltd OCT5B - 2303, Resco Urban Area 74 Pham Van Dong, Bac Tu Liem Hanoi
Size: A4	Number: 47	Revision: V7	
Date: 26/01/2021	Time: 3:09:28 CH	Sheet 47 of 51	
File: P47 PWR M0.SchDoc			



project: HTPSR5G			HTP Hitech Co.,Ltd OCT5B - 2303, Resco Urban Area 74 Pham Van Dong, Bac Tu Liem Hanoi
Size: A4	Number: 48	Revision: V7	
Date: 26/01/2021 Time: 3:09:28 CH	Sheet 48of 51		
File: P48 PWR M1.SchDoc			



The output enable pin has an internal pull-up that enables the outputs when left unconnected



Current open file: C:\Users\nguy\Documents\SW 48-V5\SW 48-V5\sw48-4_v7\sw48_v7.PNG

SW_P1_LED_1

SW_P4_LED_1

SW_P4_LED_0

SW_P2_LED_0


SW_P4_LED_1

SW_P1_LED_1

SW_P5_LED_1

Current open file: C:\Users\nguy\Documents\SW 48-V5\SW 48-V5\sw48-4_v7\sw48_v2.PNG

INBAND



Note 1: The recommended power-up sequence is to bring up all voltages at the same time. However, if that cannot be obtained, then the recommended power-up sequence is to power-up the transceiver (AVDD1 and DVDD1), then the power-up sequence requirement between transceiver (AVDD2) and digital I/Os (VDDIO). There is no power-up sequence requirement between transceiver (AVDD2) and digital I/Os (VDDIO) power rails. The power-up sequence should be determined for all supply voltages.



project: **HTPSR5G**

Size: A4

Number: 50




Revision: V7

Date: 26/01/2021 Time: 3:09:28 CH

Sheet 50 of 51

File: P50 SW ETH.SchDoc

HTP Hitech Co., Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi



project: **HTPSR5G**

Size: A4

Number: 51

Revision: V7

Date: 26/01/2021 Time: 3:09:29 CH

Sheet 51 of 51

File: P51 TRANS.SchDoc

HTP Hitech Co., Ltd
OCT5B - 2303, Resco Urban Area
74 Pham Van Dong, Bac Tu Liem
Hanoi