


0.1 Revision.SchDoc
0.2 Block-Diagram.SchDoc
0.3 Power-Tree.SchDoc



Project: N4-V1.PrjPcb			Title: 0 Block.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 1	
Design				Number of Sheets 43	


1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8

Project: N4-V1.PrjPcb			Title: 0.1 Revision.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	2
Design				Number of Sheets	43


1	2	3	4	5	6	7	8
Cannot open file Y:\1.Projects\2.N4_Project\1.Yeu cau\N4_Block Diagram_240521_2.jpg. File does not exist.							
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8

Project: N4-V1.PrjPcb			Title: 0.2 Block-Diagram.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	3
Design				Number of Sheets	43

12345678
Cannot open file Y:\1.Projects\2.N4_Project\1.Yeu cau\N4_Block Diagram_240521.jpg. File does not exist.




















Project: N4-V1.PrjPcb			Title: 0.3 Power-Tree.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	4
Design				Number of Sheets	43



Project: N4-V1.PrjPcb			Title: 1 Power.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	5
Design				Number of Sheets	43

TABLE 1 :
HOUSING : MOLEX, 39-01-2045 OR EQUIVALENT.
TERMINAL : MOLEX, 39-00-0038 OR EQUIVALENT.
PLUG HOUSINGS : MOLEX, 5559
HEADER : MOLEX, 5566, 5569, 43610, 44068, 44281,
87427, 42404, 42440

PIN	WIRE COLOR	PIN	CONN
1	BLACK	54V	RTN
2	BLACK	54V	RTN
3	BLUE	54V	
4	BLUE	54V	



POWER_FSP250-2F47-B54H



J27



J28



J29



J30




J31




J35



J36




J37






J38

Project: N4-V1.PrjPcb			Title: 1.1 ACDC-Converter_PoE.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	6
Design				Number of Sheets	43



Project: N4-V1.PrjPcb			Title: 1.2 PoE-Controller.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	7
Design				Number of Sheets	43







Kind	Value	Unit
L _{target}	1.259	μH
L _{min}	0.442	μH
L _{max}	2.210	μH
L _{res}	1.289	μH
L _{out}	1.2	μH
DCR	2.3	mΩ
Tol _L	20%	A
ripple _{max}	3.223	A
lpeak	13.611	A
l _{avg}	12.036	A
l _{avg_min}	1.180	A
l _{avg_max}	11.060	A


Kind	Value	Unit
L _{target}	0.003	μH
L _{min}	0.003	μH
L _{max}	0.003	μH
L _{res}	0.003	μH
L _{out}	0.003	μH
DCR	0.003	μH
Tol _L	0.003	μH
ripple _{max}	0.003	A
lpeak	0.003	A
l _{avg}	0.003	A
l _{avg_min}	0.003	A
l _{avg_max}	0.003	A


Project: N4-V1.PrjPcb			Title: 1.4 DCDC-Buck-2.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	9
Design				Number of Sheets	43





Project: N4-V1.PrjPcb			Title: 1.5 DCDC-Buck-3.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 10	
Design				Number of Sheets	43































Project: N4-V1.PrjPcb			Title: 4 CN9130 JTAG_Config.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 21	
Design				Number of Sheets	43



















Project: N4-V1.PrjPcb			Title: 6.3 M.2_SATA.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	29
Design				Number of Sheets	43




Project: N4-V1.PrjPcb			Title: 7 FPGA-Module.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 30	
Design				Number of Sheets 43	




Project: N4-V1.PrjPcb					Title: 8 USB3.0_Console.SchDoc	
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:		31
Design				Number of Sheets		43




Project: N4-V1.PrjPcb			Title: 9 PTP_LED_Fan_I2C-Switch.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	32
Design				Number of Sheets	43







Project: N4-V1.PrjPcb			Title: 11 Ethernet-Group1.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	34
Design				Number of Sheets	43




Project: N4-V1.PrjPcb			Title: 11.3 RJ45-2x2_Transformer-PoE+.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	37
Design				Number of Sheets	43




Project: N4-V1.PrjPcb			Title: 12 Ethernet-Group2.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	38
Design				Number of Sheets	43





Project: N4-V1.PrjPcb			Title: 12.1 Switch-88E6393.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 39	
Design				Number of Sheets 43	




Project: N4-V1.PrjPcb			Title: 12.1 Switch-88E6393.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 39	
Design				Number of Sheets 43	













Project: N4-V1.PrjPcb			Title: 12.1.2 Switch-88E6393-Power.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	41
Design				Number of Sheets	43



Project: N4-V1.PrjPcb			Title: 12.1.2 Switch-88E6393-Power.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 41	
Design				Number of Sheets	43



Project: N4-V1.PrjPcb			Title: 12.2 RJ45-2x4_Transformer.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 42	
Design				Number of Sheets	43



C3	R0	C2	R0	C3	R1	C2	R1	C3	R2	C2	R2	C3	R3	C2	R3
+Y11-Y12 +G13-G14				+Y11-Y12 +G13-G14				+Y11-Y12 +G13-G14				+Y11-Y12 +G13-G14			
B P2				D P4				B P6				D P8			
A P1				C P3				A P5				C P7			
+Y11-Y12 +G13-G14				+Y11-Y12 +G13-G14				+Y11-Y12 +G13-G14				+Y11-Y12 +G13-G14			
C1	R0	C0	R0	C1	R1	C0	R1	C1	R2	C0	R2	C1	R3	C0	R3

Project: N4-V1.PrjPcb			Title: 12.2 RJ45-2x4_Transformer.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	42
Design				Number of Sheets	43

