

0.1	REVISION.SchDoc
0.2	BLOCK DIAGRAM.SchDoc
0.3	CLOCK TREE.SchDoc
0.4	POWER TREE.SchDoc
0.5	INTERFACE MANAGER MAP.SchDoc
1	POWER.SchDoc

MEMORY

SDRAM_DATA1
SDRAM_DATA_STROBE0
SDRAM_DATA0
SDRAM_CONTROL
SDRAM_CLOCK
SDRAM_COMMAND
SDRAM_ADDRESS
SDRAM_DATA_STROBE1
SDRAM_ECC
SDRAM_ECC_STROBE1
eMCC
FLASH

SDRAM_DATA1
SDRAM_DATA_STROBE0
SDRAM_DATA0
SDRAM_CONTROL
SDRAM_CLOCK
SDRAM_COMMAND
SDRAM_ADDRESS
SDRAM_DATA_STROBE1
SDRAM_ECC
SDRAM_ECC_STROBE1
eMCC
FLASH

AVS_VDDFB_N
AVS_VDDFB_P

98DX3510

JTAG
USB0
UART0
OOB
MPP

I2C0
MX0_MDIO
MX1_MDIO
UART1
PTP
USB1
MISCELLANEOUS
LED_IF
INTn

CPLD

I2C0
MX0_MDIO
MX1_MDIO
UART1
PTP
USB1
MISCELLANEOUS
LED_IF
INTn

GPS_CTR
GPS_UART
SR_CFG
CTR_PHY_OOB
CTR_PHY_OOB

CLOCK

RCVR_CLK_OUT
SynE_156M_CLK

RCVR_CLK_OUT
SynE_156M_CLK

RCVR_CLK_PHY
GE_PTP_CLK0
GE_PTP_CLK1
GE_PTP_CLK2
GE_PTP_CLK3
GE_PTP_CLK4
GE_PTP_CLK5
GE_REFCLK0
GE_REFCLK1
GE_REFCLK2

OUSGM0
OUSGM1
OUSGM2
OUSGM3
OUSGM4
OUSGM5

POE_IDC_ISO

SFP28_5
SFP28_4
SFP28_3
SFP28_2
SFP28_1
SFP28_0

POE_CTR_ISO
PTP_TRIG
PHY_CTL0
PHY_CTL1
PHY_CTL2
PHY_CTL3
PHY_CTL4
PHY_CTL5

MDIO0
MDIO1
MDIO2
MDIO3
MDIO4
MDIO5

IDC_SFP0
IDC_SFP1
IDC_SFP2
IDC_SFP3
IDC_SFP4
IDC_SFP5
CTR_SFP28_0
CTR_SFP28_1
CTR_SFP28_2
CTR_SFP28_3
CTR_SFP28_4
CTR_SFP28_5
LED_SFP28_A
LED_SFP28_B
LED_SFP28_C

CONSOLE_JTAG_GPS

GPS_CTR
GPS_UART
SR_CFG
JTAG
USB0
UART0
CTR_PHY_OOB
CTR_PHY_OOB
MPP

RCVR_CLK_PHY
GE_PTP_CLK0
GE_PTP_CLK1
GE_PTP_CLK2
GE_PTP_CLK3
GE_PTP_CLK4
GE_PTP_CLK5
GE_REFCLK0
GE_REFCLK1
GE_REFCLK2

ENTHERNET 48 PORT

OUSGM0
OUSGM1
OUSGM2
OUSGM3
OUSGM4
OUSGM5


POE_IDC_ISO

POE_CTR_ISO
PTP_TRIG
PHY_CTL0
PHY_CTL1
PHY_CTL2
PHY_CTL3
PHY_CTL4
PHY_CTL5

MDIO0
MDIO1
MDIO2
MDIO3
MDIO4
MDIO5


IDC_SFP0
IDC_SFP1
IDC_SFP2
IDC_SFP3
IDC_SFP4
IDC_SFP5
CTR_SFP28_0
CTR_SFP28_1
CTR_SFP28_2
CTR_SFP28_3
CTR_SFP28_4
CTR_SFP28_5
LED_SFP28_A
LED_SFP28_B
LED_SFP28_C

SFP28




Project: N5_V1.PrjPcb			Title: 0 BLOCK.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	1
Design				Number of Sheets:	45

1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8




Project: N5_V1.PrjPcb			Title: 0.1 REVISION.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:	2	
Design				Number of Sheets:	45	

1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8




Project: N5_V1.PrjPcb			Title: 0.3 CLOCK TREE.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:	4	
Design				Number of Sheets:	45	

1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8







Project: N5_V1.PrjPcb			Title: 0.4 POWER TREE.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:	5	
Design				Number of Sheets:	45	

1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D
1	2	3	4	5	6	7	8





Project: N5_V1.PrjPcb			Title: 0.5 INTERFACE MANAGER MAP.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:	6	
Design				Number of Sheets:	45	









Project: N5_V1.PrjPcb			Title: 1.1 ACDC-CONVERTER_POE.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	8
Design				Number of Sheets:	45





Project: N5_V1.PrjPcb			Title: 1.2 DCDC-BUCK-1.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	9
Design				Number of Sheets:	45






Project: N5_V1.PrjPcb			Title: 1.3 DCDC-BUCK-2.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	10
Design				Number of Sheets:	45




Project: N5_V1.PrjPcb			Title: 1.4 DCDC-BUCK-3.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 11	
Design				Number of Sheets: 45	





Project: N5_V1.PrjPcb			Title: 1.5 DCDC-BUCK-4.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:	12	
Design				Number of Sheets:	45	




Project: N5_V1.PrjPcb			Title: 1.6 DCDC-LDO.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	13
Design				Number of Sheets:	45










LANCS NET



Project:

N5_V1.PrjPcb

Title:

2.3 98DX3510_SERDES.SchDoc

Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	17
Design				Number of Sheets:	45

1

2

3


4



5

6



7

8








Project: N5_V1.PrjPcb			Title: 2.5 98DX3510_GND.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 19	
Design				Number of Sheets: 45	





Project: N5_V1.PrjPcb			Title: 3 CLOCK.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	20
Design				Number of Sheets:	45







Project: N5_V1.PrjPcb			Title: 3.2 CLOCK BUFFER.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:		22
Design				Number of Sheets:		45














U7B		
A1	NC_1	J13
A2	NC_2	J14
A8	NC_3	K1
A9	NC_4	K2
A10	NC_5	K3
A11	NC_6	K12
A12	NC_7	K13
A13	NC_8	K14
A14	NC_9	L1
B1	NC_10	L2
B7	NC_11	L3
B8	NC_12	L12
B9	NC_13	L13
B10	NC_14	L14
B11	NC_15	M1
B12	NC_16	M2
B13	NC_17	M3
B14	NC_18	M7
C1	NC_19	M8
C3	NC_20	M9
C7	NC_22	M10
C8	NC_23	M11
C9	NC_24	M12
C10	NC_25	M13
C11	NC_26	M14
C12	NC_27	N1
C13	NC_28	N3
C14	NC_29	N6
D1	NC_30	N7
D2	NC_31	N8
D3	NC_32	N9
D4	NC_33	N10
D12	NC_34	N11
D13	NC_35	N12
D14	NC_36	N13
E1	NC_37	N14
E2	NC_38	P1
E3	NC_39	P2
E12	NC_40	P8
E13	NC_41	P9
E14	NC_42	P11
F1	NC_43	P12
F2	NC_44	P13
F3	NC_45	P14
F12	NC_46	
F13	NC_47	A7
F14	NC_48	C5
G1	NC_49	E5
G2	NC_50	E8
G12	NC_51	E9
G13	NC_52	E10
G14	NC_53	F10
H1	NC_54	G3
H2	NC_55	G10
H3	NC_56	K6
H12	NC_57	K7
H13	NC_58	K10
H14	NC_59	P7
J1	NC_60	P10
J2	NC_61	
J3	NC_62	
J12	NC_63	













Project: N5_V1.PrjPcb			Title: 4.3 FLASH_NOR & eMMC.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	26
Design				Number of Sheets:	45




Project: N5_V1.PrjPcb			Title: 5 CONSOLE_JTAG_CFG_GPS.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:		27
Design				Number of Sheets:		45





Project: N5_V1.PrjPcb			Title: 5.2 RS232 & USB2.0.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:		29
Design				Number of Sheets:		45





Project: N5_V1.PrjPcb			Title: 5.3 JTAG_CFG_GPS.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet: 30	
Design				Number of Sheets: 45	








Project: N5_V1.PrjPcb			Title: 6.2 88E1780_POWER.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	33
Design				Number of Sheets:	45



























Project: N5_V1.PrjPcb			Title: 7.3 CMX03LF_POWER.SchDoc			
Responsible	Name	Signature	Date	Size	Rev	
Approve				A3	01	
Review				Sheet:		43
Design				Number of Sheets:		45



CTR_SFP28_2

I2C_SFP2

SFP28_2

CTR_SFP28_3

I2C_SFP3

SFP28_3

LED_SFP_28_B

8.12x1 SFP28.SchDoc

CTR_SFP28_A

I2C_A

SFP28_A

CTR_SFP28_B

I2C_B

SFP28_B

LED_SFP_28

CTR_SFP28_4

I2C_SFP4

SFP28_4

CTR_SFP28_5

I2C_SFP5

SFP28_5

LED_SFP_28_C

8.12x1 SFP28.SchDoc

CTR_SFP28_A

I2C_A

SFP28_A

CTR_SFP28_B

I2C_B

SFP28_B

LED_SFP_28

Project:
N5_V1.PrjPcb

Responsible

Approve

Review

Design

Name

Signature

Date

Size

A3

Sheet:

Number of Sheets:

Rev

01

44

45

Title:
8 SFP28.SchDoc

1

2

3


4





5

6

7

8





Project: N5_V1.PrjPcb			Title: 8.1 2x1 SFP28.SchDoc		
Responsible	Name	Signature	Date	Size	Rev
Approve				A3	01
Review				Sheet:	45
Design				Number of Sheets:	45

Board Stack Report