Stage 1 Report

Folder Hierarchy:

Project

compiled_tests: Contains the compiled testbench for all test programs test_progs_hex: Contains the hex format instruction mem progs Report: Contains this and screenshots tests.

wisc_15_processor:

makefile - type make to create a.out of cpu_tb

control.v - processes incoming instruction to produce control signals

cpu tb.v - Used to build and test cpu.v

instr_logic.v - used to handle branch usage

rf pipelined.v - register file

instr mem.v - instruction memory

data_mem.v -data memory

hazard_detect.v - The hazard detection unit (VERY BASIC)

alu: Contains all the makings of the alu

alu.v - The top level of the alu, muxes out shift, add, sub, paddsb, lb

au.v - The arithmetic unit: Handles add, sub, paddsb

full adder.v - A full adder used in au.v

shifter.v - Handles all versions of shifting

tbs: Contains various testbenches used throughout production

SCHEMATICS ORDERING:

Shift LL, Shift RL/RA, AU, Overflow Detection, and sum bit masking, ALU Top Level, CPU Top Level, Control Signals


Test result screencaps are labeled on the last line of the command line in the printout.


Design comments:

Branches are taken in the EX stage. HLT also occurs in EX stage which thus allows the PC to go two instructions past halt. Finally, a "HLT" Instruction causes a "rolling shutdown". The pipeline continues, but once the HLT instruction passes through a phase of the pipeline the register proceeding it can no longer be written.

To run tests:

Tests are binaries compiled on an x86 linux system using iverilog. They should be runnable on CSL linux computers by typing ./<TESTNAME>.bin







	ALU : Outside							
	Arthodic Units (Alla)							
x >								
	Sum							
	A A PA							
*	B - S D Cout							
	Can the Trio							
	Cmd. 2 - 3							
	Must. CIn for All [8]							
	Add out							
***	NAND OI PLAT CINCSI							
*								
	XOR TO CMD(3)							
	SHEFTOUT II							
	Signes PADOSS							
100 De								
The state of the s	1							
PU	CMD							
-01	CIN & AULOJ							
OP'								
\	CI - CINLO]							
	Logic:							
22.								
	V= 0-0-1 bn-1 Sp-1 + 0-1 bn-1 Sn-1							
	N= V. San + V. Cn-1							
	Z= 6RC Bits CO:167 RD							
	800							
, , , ,	E. and whitemas as							
` ~								

	- Wn
	Add Out Onit Cupper holf)
	// B#s [74:8]
*	Suntities Add out 14
	cl-pa-
	· 'VIŠ
	Sometion - Addoct 15 418th Bit
n addin to a	yl cl -
	VIS
	MAND XOR XORDIT :
	16
* * **	12 15 13 - NANDOUL B
A	
	op Decode
- CVF	ey open [27 Out [1]
OFC.	OP.(0) Out [0]
	OP(0)
	n-lar = ne ~ Cnd[3] Cmol :
*	
94	
	A
	350
·	

	3
,	Vlagic Unit
4	VI - C
Sum	SEN ADI VEN
AA.	16 ACIST VL VHigh -Vhigh
	Somtis
	VL
<u> </u>	* 1
13	3 - V - V
S .	
	\$ P
24,	
***	Add over that (Low Holf) 1/First 6 BHS
Sum	Sembiol 6 ASCOUTE
. UIS	The state of the s
*	
V7.	- VIS-D LOOVING
Cond	Co / Start
	Sud7]-() Add Out ?
	N-P-V
	LowViese
- 7	
/	• *
Todo:	Check CI right need to be replaced with N Flag
,	





27												1
	Centosi Signals											
Fundson	Florest	OPCOOE	ALL Cond					14	SE	181	1 /604	rot As
ADO	NSV	8000	0000	Ti.	0	0	0	0	11	1	(0)	00
PADOSB	<u> </u>	0001	00 10	1	0 /	10	0	0	0	0	\$	60
SUB	NSV	0010	0001	1	0	0	10	0	١		OK	00
NAND	5	0011	(0×x	1	0	0	0	0	1	0	190	00
XOR	2	0100	01 X X	١	0	0	0	0	1	. 6	11 .	
SLL	丟	0101	Kair	1	0	0	0	0	1	6	06	1
SRL	7	0110	(1110)	6	0	0	0	4	6	100	'
SRA.	Z	0111	(11)1	11	0	0	0	0	1	6	06	1
IW		1000	800 O	11	1	0	0	0	0	6	06)
SW		1001	00,00	0	X	1	6	0	0	Ø	00	1
LHB ¥	_	1010	0000	1	0	0	0	Ò	Ø	0	00	
LLB*	_	1011	0000	111	0	0	0	0	0	0	00	3
B		1100	XXXX	0	X	0	1	0	0	0	0/8	X
CALL		1101	XXXX		0	0	0	0	0	0	1/6	X
RET		1110	XXX	0	X	0	Ø	0	0	0	61	X
HLT		11/(XX & X	6	X (0-1-	<u>O</u> -	-);	Ö	0	00	×
				1	1 3		- 1	_		1	(
	e in					250			*			G

```
Terminal
cc:
              16
PC:0006
cc:
PC:0006
cc:
PC:0006
              19
cc:
PC:0007
              20
cc:
PC:0008
cc:
PC:0008
cc:
PC:0008
cc:
PC:0008
cc:
              24
PC:0009
cc:
PC:000a
cc:
              26
PC:000a
cc:
PC:000a
cc:
PC:000a
              29
cc:
PC:000b
cc:
PC:000c
cc:
PC:000d
cc:
PC:000d
hlt
R00000001 = 0000
R00000002 = 0000
R00000003 = 0000
R00000004 = 0000
R00000005 = xxxx
R00000006 = xxxx
R00000007 = xxxx
R00000008 = xxxx
R00000009 = xxxx
R0000000a = xxxx
R0000000b = xxxx
R0000000c = xxxx
R0000000d = xxxx
R0000000e = 0000
R0000000f = xxxx
** VVP Stop(0) **

** Flushing output streams.

** Current simulation time is 63 ticks.

> DATA DEP
```

```
Terminal
cc:
PC:0005
           2052
cc:
PC:0006
           2054
cc:
PC:0007
cc:
PC:0004
cc:
PC:0005
cc:
PC:0006
cc:
PC:0007
cc:
PC:0004
           2060
cc:
PC:0005
cc:
           2061
PC:0006
           2062
cc:
PC:0007
           2063
cc:
PC:0004
           2064
cc:
PC:0005
           2065
cc:
PC:0006
           2066
cc:
PC:0007
           2067
cc:
PC:0008
           2068
cc:
PC:0008
hlt
R00000001 = 0000
R00000002 = 0001
R00000003 = xxxx
R00000004 = xxxx
R00000005 = xxxx
R00000006 = xxxx
R00000007 = xxxx
R00000008 = xxxx
R00000009 = xxxx
R00000000a = xxxx
R0000000b = xxxx
R0000000c = xxxx
R00000000d = xxxx
R00000000e = xxxx
R0000000f = xxxx
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 4135 ticks.
> L00P
```

```
Terminal
cc:
PC:0012
                 38
cc:
PC:0013
cc:
                 40
PC:0016
cc:
PC:0017
cc:
PC:0018
cc:
PC:0018
cc:
PC:0018
cc:
PC:0018
cc:
PC:0019
cc:
PC:001a
cc:
PC:0012
cc:
PC:0013
cc:
PC:0014
cc:
PC:0015
cc:
PC:0016
cc:
PC:0017
cc:
PC:0017
hlt
R00000001 = aaaa
R00000001 = aada
R000000002 = 7fff
R000000003 = 7fff
R000000004 = 7eff
R00000005 = feff
R000000006 = 0100
R000000007 = 7f80
R000000008 = 07ef
R00000009 = 07ef
R0000000a = eff0
R0000000b = eff0
R0000000c = xxxx
R0000000d = xxxx
R00000000 = xxxx
R0000000f = 0012
** VVP Stop(0) **
** Flushing output streams.

** Current simulation time is 107 ticks.

> BASIC OP
```

```
Terminal
cc:
PC:0007
              22
cc:
PC:0008
cc:
PC:0008
cc:
PC:0009
cc:
PC:000a
cc:
PC:000b
cc:
PC:000c
cc:
PC:000d
              30
cc:
PC:000e
cc:
PC:000f
cc:
PC:0010
cc:
PC:0010
cc:
PC:0010
cc:
PC:0010
              36
cc:
PC:0011
cc:
PC:0012
cc:
PC:0012
hlt
R00000001 = 0022
R00000002 = 0011
R00000003 = xxxx
R00000004 = xxxx
R00000005 = xxxx
R00000006 = xxxx
R00000007 = xxxx
R00000008 = xxxx
R00000009 = xxxx
R00000000a = xxxx
R0000000b = aaaa
R0000000c = xxxx
R0000000d = xxxx
R00000000e = xxxx
R0000000f = xxxx
** VVP Stop(0) **
** Flushing output streams.

** Current simulation time is 75 ticks.
> BRANCH
```

```
Terminal
cc:
PC:0003
             10
cc:
PC:0004
cc:
PC:0004
cc:
             12
PC:0004
             13
cc:
PC:0004
             14
cc:
PC:0005
cc:
PC:0006
cc:
PC:0006
cc:
PC:0006
cc:
             18
PC:0006
cc:
PC:0007
cc:
             20
PC:0007
cc:
PC:0007
cc:
PC:0007
cc:
             23
PC:0008
             24
cc:
PC:0009
cc:
PC:0009
hlt
R00000001 = 0006
R00000002 = 0000
R00000003 = 0000
R00000004 = xxxx
R00000005 = xxxx
R00000006 = xxxx
R00000007 = xxxx
R00000008 = xxxx
R00000009 = xxxx
R0000000a = 000c
R0000000b = 0006
R0000000c = xxxx
R0000000d = xxxx
R0000000e = 0006
R0000000f = xxxx
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 49 ticks.
> LW STALL
```

```
Terminal
cc:
PC:0007
              44
cc:
PC:0008
cc:
PC:0009
cc:
PC:0009
              48
cc:
PC:0009
cc:
PC:0009
              50
cc:
PC:000a
cc:
PC:000a
cc:
PC:000a
cc:
PC:000a
              54
cc:
PC:000b
cc:
PC:000c
cc:
PC:0011
cc:
PC:0012
              58
cc:
PC:0013
cc:
PC:0014
cc:
PC:0014
hlt
R00000001 = aaaa
R00000002 = xxxx
R00000003 = 0057
R00000004 = 0057
R00000005 = xxxx
R00000006 = xxxx
R00000007 = xxxx
R00000008 = xxxx
R00000009 = xxxx
R00000000a = xxxx
R0000000b = xxxx
R0000000c = xxxx
R0000000d = xxxx
R0000000e = xxxx
R0000000f = 0007
** VVP Stop(0) **
** Flushing output streams.

** Current simulation time is 119 ticks.
> CONTROL
```