

Project Progress Report

Folder Hierarchy:

Project

compiled_tests: Contains the compiled testbench for all test programs

test_progs_hex: Contains the hex format instruction mem progs

Report: Contains this and screenshots from other tests.

wisc_15_processor:

makefile - type make to create a.out of cpu_tb

control.v - processes incoming instruction to produce control signals

cpu_tb.v - Used to build and test cpu.v

instr_logic.v - used to handle logic to create next cycle's pc

rf_pipelined.v - register file

instr_mem.v - instruction memory

data_mem.v -data memory

alu: Contains all the makings of the alu

alu.v - The top level of the alu, muxes out shift, add, sub, paddsb, lb

au.v - The arithmetic unit: Handles add, sub, paddsb

full_adder.v - A full adder used in au.v

shifter.v - Handles all versions of shifting

tbs: Contains various testbenches used throughout production

SCHEMATICS ORDERING:

Shift LL

Shift RL/RA


AU

Overflow Detection, and sum bit masking

ALU Top Level

CPU Top Level


Control Signals




Arithmetic/Logic Right "Other" Bit Logic (A.L)

A.L = Arithmetic Mode . Bit












Add Out Out (Upper half)

// Bits [24:8]




$$n_lar = n \& \sim \text{Cmd}[3] \quad | \quad \text{Cmd}$$

V logic Unit




VL




Add Out Unit (Lower Half)


// First 6 Bits




// 7th Bit



Todo: Check C1 might need to be replaced with N flag





Function	Flags	OPCODE	Control Signals									
			ALU Cmd	RF	MYR	MTB	H	SB	SV	Carry	AS	
ADD	NZV	0000	0000	1	0	0	0	0	1	1	0	0
PADDSB	—	0001	0010	1	0	0	0	0	0	0	0	0
SUB	NZV	0010	0001	1	0	0	0	0	1	1	0	0
NAND	Z	0011	10XX	1	0	0	0	0	1	0	0	0
XOR	Z	0100	01XX	1	0	0	0	0	1	0	0	0
SLL	Z	0101	110X	1	0	0	0	0	1	0	0	1
SRL	Z	0110	1110	1	0	0	0	0	1	0	0	1
SRA	Z	0111	1111	1	0	0	0	0	1	0	0	1
LW	—	1000	0000	1	1	0	0	0	0	0	0	1
SW	—	1001	0000	0	X	1	0	0	0	0	0	1
LHB *	—	1010	0000	1	0	0	0	0	0	0	0	?
LLB *	—	1011	0000	1	0	0	0	0	0	0	0	?
B	—	1100	XXXX	0	X	0	1	0	0	0	0	X
CALL	—	1101	XXXX	1	0	0	0	0	0	0	1	X
RET	—	1110	XXXX	0	X	0	0	0	0	0	1	X
HLT	—	1111	XXXX	0	X	0	0	1	0	0	0	X

SCREEN CAPTURE OF “BasicOp” Machine Code

```

Terminal
swilson@laptop ~/school/cs552/proj/compiled_tests/test_progs_hex $ ls
BasicOp.hex  Branch.hex  Control.hex  DataDependence.hex  instr.hex  Loop.hex  LwStall.hex
swilson@laptop ~/school/cs552/proj/compiled_tests/test_progs_hex $ cat BasicOp.hex
@0000 B100
@0001 A101
@0002 B2FF
@0003 A27F
@0004 2011
@0005 0312
@0006 3412
@0007 4512
@0008 1601
@0009 B180
@000A A101
@000B 1712
@000C 7844
@000D 6944
@000E 5A44
@000F 9A05
@0010 8B05
@0011 D003 //CALL FUNC
@0012 CE02 //B Uncond PASS
@0013 B1FF
@0014 A1FF
@0015 F000 //PASS:
@0016 B1AA //FUNC:
@0017 A1AA
@0018 E0F0
@0019 B1FF //FAIL:
@001A A1FF
@001B F000

//      LLB R1, 0x00
//      LHB R1, 0x01      # R1=0x0100
//      LLB R2, 0xFF
//      LHB R2, 0x7F      # R2=0x7FFF
//      SUB R0, R1, R1      # R0=0x0000
//      ADD R3, R1, R2      # R3=0x7FFF
//
//      NAND R4, R1, R2      # R4=0xFEFF
//      XOR R5, R1, R2      # R5=0x7EFF
//
//      PADDSB R6, R0, R1      # R6=0x0100
//      LLB R1, 0x80      # R1=0xFF80
//      LHB R1, 0x01      # R1=0x0180
//      PADDSB R7, R1, R2      # R7=0x7F80
//
//      SRA R8, R4, 0x4      # R8=0xFFEF
//      SRL R9, R4, 0x4      # R9=0x0FEF
//      SLL R10, R4, 0x4      # R10=0xEFF0
//
//      SW R10, R0, 0x5      # mem[5]=0xEFF0
//      LW R11, R0, 0x5      # R11=0xEFF0
//
//      CALL FUNC
//
//      B UNCOND, PASS

```

SCREEN CAPTURE OF THE STATE OF THE SIMULATION AFTER COMPLETION OF
“BasicOp”

```
Terminal
swilson@laptop ~/school/cs552/proj/compiled_tests $ ls
BasicOp.bin  Control.bin      instr.bin  LwStall.bin
Branch.bin   DataDependence.bin  Loop.bin  test_progs_hex
swilson@laptop ~/school/cs552/proj/compiled_tests $ ./BasicOp.bin
rst assert

rst deassert

hlt
R00000001 = 0180
R00000002 = 7fff
R00000003 = 7fff
R00000004 = 7eff
R00000005 = feff
R00000006 = 0100
R00000007 = 7f80
R00000008 = 07ef
R00000009 = 07ef
R0000000a = eff0
R0000000b = eff0
R0000000c = xxxx
R0000000d = xxxx
R0000000e = xxxx
R0000000f = 0012
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 37 ticks.
> █
```