Project Progress Report

Folder Hierarchy:

Project

compiled_tests: Contains the compiled testbench for all test programs test_progs_hex: Contains the hex format instruction mem progs Report: Contains this and screenshots from other tests.

wisc 15 processor:

makefile - type make to create a.out of cpu_tb

control.v - processes incoming instruction to produce control signals

cpu tb.v - Used to build and test cpu.v

instr_logic.v - used to handle logic to create next cycle's pc

rf pipelined.v - register file

instr mem.v - instruction memory

data mem.v -data memory

alu: Contains all the makings of the alu

alu.v - The top level of the alu, muxes out shift, add, sub, paddsb, lb

au.v - The arithmetic unit: Handles add, sub, paddsb

full adder.v - A full adder used in au.v

shifter.v - Handles all versions of shifting

tbs: Contains various testbenches used throughout production

SCHEMATICS ORDERING:


Shift LL Shift RL/RA ΑU


Overflow Detection, and sum bit masking

ALU Top Level

CPU Top Level

Control Signals







	ALU : Outside							
	Arthodic Units (Alla)							
x >								
	Sum							
	A A PA							
*	B - S D Cout							
	Can the Trio							
	Cmd. 2 - 3							
	Must. CIn for All [8]							
	Add out							
***	NAND OI PLAT CINCSI							
*								
	XOR TO CMD(3)							
	SHEFTOUT II							
	Signes PADOSS							
100 De								
The state of the s	1							
PU	CMD							
-01	CIN & AULOJ							
OP'								
\	CI - CINLO]							
	Logic:							
22.								
	V= 0-0-1 bn-1 Sp-1 + 0-1 bn-1 Sn-1							
	N= V. San + V. Cn-1							
	Z= 6RC Bits CO:167 RD							
	800							
, , , ,	E. and whitemas as							
` ~								

	- Wn
	Add Out Onit Cupper holf)
	// B#s [74:8]
*	Suntities Add out 14
	cl-pa-
	· 'VIŠ
	Sometion - Addoct 15 418th Bit
n addin to a	yl cl -
	VIS
	MAND XOR XORDIT :
	16
* * **	12 15 13 - NANDOUL B
A	
	op Decode
- CVF	ey open [27 Out [1]
OFC.	OP.(0) Out [0]
	OP(0)
	n-lar = ne ~ Cnd[3] Cmol :
*	
94	
	A
	350
·	

	3
,	Vlagic Unit
4	VI - C
Sum	SEN ADI VEN
AA.	16 ACIST VL VHigh -Vhigh
	Somtis
	VL
<u> </u>	* 1
13	3 - V - V
S .	
	\$ P
24,	
***	Add over that (Low Holf) 1/First 6 BHS
Sum	Sembiol 6 ASCOUTE
. UIS	The state of the s
*	
V7.	- VIS-D LOOVING
Cond	Co / Start
	Sud7]-() Add Out ?
	N-P-V
	LowViese
- 7	
/	• *
Todo:	Check CI right need to be replaced with N Flag
,	





27												1
	Centosi Signals											
Fundson	Florest	OPCOOE	ALL Cond					14	SE	181	1 /604	rot As
ADO	NSV	8000	0000	Ti.	0	0	0	0	11	1	(0)	00
PADOSB	<u> </u>	0001	00 10	1	0 /	10	0	0	0	0	\$	60
SUB	NSV	0010	0001	1	0	0	10	0	١		OK	00
NAND	5	0011	(0×x	1	0	0	0	0	1	0	190	00
XOR	2	0100	01 X X	١	0	0	0	0	1	. 6	11 .	
SLL	丟	0101	Kair	1	0	0	0	0	1	6	06	1
SRL	7	0110	(1110)	6	0	0	0	4	6	100	'
SRA.	Z	0111	(11)1	11	0	0	0	0	1	6	06	1
IW		1000	800 O	11	1	0	0	0	0	6	06)
SW		1001	00,00	0	X	1	6	0	0	Ø	00	1
LHB ¥	_	1010	0000	1	0	0	0	Ò	Ø	0	00	
LLB*	_	1011	0000	111	0	0	0	0	0	0	00	3
B		1100	XXXX	0	X	0	1	0	0	0	0/8	X
CALL		1101	XXXX		0	0	0	0	0	0	1/6	X
RET		1110	XXX	0	X	0	Ø	0	0	0	61	X
HLT		11/(XX & X	6	X (0-1-	<u>O</u> -	-);	Ö	0	00	×
				1	1 3		- 1	_		1	(
	e in					250			*			G

SCREEN CAPTURE OF "BasicOp" Machine Code

```
swilson@laptop ~/school/cs552/proj/compiled_tests/test_progs_hex $ ls
BasicOp.hex Branch.hex Control.hex DataDependence.hex instr.hex Loop.hex LwStall.hex
           aptop ~/school/cs552/proj/compiled_tests/test_progs_hex $ cat BasicOp.hex
@0000 B100
@0001 A101
@0002 B2FF
@0003 A27F
@0004 2011
@0005 0312
@0006 3412
@0007 4512
@0008 1601
@0009 B180
@000A A101
@000B 1712
@000C 7844
@000D 6944
@000E 5A44
@000F 9A05
@0010 8B05
@0011 D003 //CALL FUNC
@0012 CE02 //B Uncond PASS
@0013 B1FF
@0014 A1FF
@0015 F000 //PASS:
@0016 B1AA //FUNC:
@0017 A1AA
@0018 E0F0
@0019 B1FF //FAIL:
@001A A1FF
@001B F000
      LLB R1, 0x00
LHB R1, 0x01
                             # R1=0x0100
       LLB R2, 0xFF
                            # R2=0x7FFF
      LHB R2, 0x7F
SUB R0, R1, R1
ADD R3, R1, R2
                              # R0=0x0000
                            # R3=0x7FFF
       NAND R4, R1, R2
                             # R4=0xFEFF
       XOR R5, R1, R2
                             # R5=0x7EFF
       PADDSB R6, R0, R1 # R6=0x0100
       LLB R1, 0x80  # R1=0xFF80
LHB R1, 0x01  # R1=0x0180
       PADDSB R7, R1, R2 # R7=0x7F80
       SRA R8, R4, 0x4
SRL R9, R4, 0x4
                              # R8=0xFFEF
                              # R9=0x0FEF
       SLL R10, R4, 0x4
                            # R10=0xEFF0
                             # mem[5]=0xEFF0
       SW R10, R0, 0x5
       LW R11, R0, 0x5
                            # R11=0xEFF0
       CALL FUNC
       B UNCOND, PASS
```

SCREEN CAPTURE OF THE STATE OF THE SIMULATION AFTER COMPLETION OF "BasicOp"

```
Terminal
swilson@laptop ~/school/cs552/proj/compiled_tests $ ls
BasicOp.bin Control.bin instr.bin LwStall.bin
Branch.bin DataDependence.bin Loop.bin test_progs_hex
swilson@laptop ~/school/cs552/proj/compiled_tests $ ./BasicOp.bin
rst assert
rst deassert
hlt
R00000001 = 0180
R00000002 = 7fff
R00000003 = 7fff
R00000004 = 7eff
R000000005 = feff
R00000006 = 0100
R00000007 = 7f80
R000000008 = 07ef
R00000009 = 07ef
R0000000a = eff0
R0000000b = eff0
R0000000c = xxxx
R0000000d = xxxx
R0000000e = xxxx
R0000000f = 0012
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 37 ticks.
>
```