

Based on Yaron Sheffer slides , p-1 Micro Computers Class

# **Cache Coherency & Consistency**

- A must, to avoid using wrong data (e.g., MP, DMA)
- Solution:Pass information about changes between caches & memory
- The process in which one element notifies of its actions and others listen is called SNOOPING \*
- Idea:
  - ◆ Main memory is passive
  - ♦ When needed, caches distribute changes to memory or other caches
  - ◆ All caches listen to snoop messages and act when needed

Based on Yaron Sheffer slides , p-2 Micro Computers Class

<sup>\*</sup> Other schemes exist, but SNOOPing is the only practical scheme in use

# Write Through Simple Coherency Protocol

- All memory writes are written to main memory, even if the line is in cache
- Each line has 2 states: valid/invalid
  - ◆ A line is invalidated if another processor changed the memory portion occupied by that line
- Activity:

Action Cache		Bus	Other Caches	
Read Hit	Read		<b></b>	
Read Miss	Read	Line Fill		
Write Hit	Write	Write	Snoop/INV	
Write Miss		Write	Snoop/INV	

**Simple** 

Slow, lot of bus traffic (immediate writes, small chunks)

Write buffers are used to avoid write latency issues

Based on Yaron Sheffer slides , p-3 Micro Computers Class

### **Write Back**

- Distributed cache management
- Idea: Hold a line in the cache, even if modified, as long as other agents do not need it.
- Update content externally, only when another agent needs it
- "Agent" informs others of intentions:
  - ◆ Read a copy
  - ♦ Modify a copy
  - ◆ Broadcast modifications
- Others respond
  - ◆ Have a copy
  - ♦ Have a dirty copy
- Most common model: <u>MESI</u> (Modified, Exclusive, Shared, Invalid)

Based on Yaron Sheffer slides , p-4 Micro Computers Class

### **MESI**

- Assumptions
  - ◆ Data ownership model. Only one cache can have dirty data
  - ♦ Writes are typically not broadcasted (i.e. *data* is not transmitted). Cause data invalidation in other caches
- Bus activity
  - ♦ Master: "Intend to cache" (inquiry cycle)
  - ♦ Slave:
- "I have a copy" (Hit signal)
  "I have a modified copy" (HitM signal)
- **●** Each cache line can be in one of the following states:
  - **♦** Modified: line resides <u>exclusively</u> in this cache only Content is <u>modified</u> relative to memory
  - **◆ Exclusive:** line resides <u>exclusively</u> in this cache only Content is same as memory
  - ♦ Shared: line resides in this cache but may be shared with other Content is same as memory
  - ♦ Invalid: Line contains no valid memory copy
- The idea: modified/exclusive lines are "owned" by the cache They can be changed w/o telling other caches
- Attempt to access a non-owned line should be broadcasted
  - ♦ If owned by another: the owner should update the world and give up ownership

Micro Computers Class Based on Yaron Sheffer slides, p-5

### **MESI Cache Line States**

In the data cache, a cache protocol known as MESI maintains consistency with caches of other processors and with an external cache. The data cache has two status bits per tag; so, each line can be in one of the states defined in Table 18. The state of a cache line can change as the result of either internal or external activity related to that line. In general, the operation of the MESI protocol is transparent to programs.

Cache Line State:	M Modified	E Exclusive	S Shared	l Invalid
This cache line is valid?	Yes	Yes	Yes	No
The memory copy is	out of date	valid	valid	_
Copies exist in caches of other processors?	No	No	Maybe	Maybe
A write to this line	does not go to bus	does not go to bus	goes to bus and updates cache	goes directly to bus

**Table 18-1. MESI Cache Line States** 

### **MESI**

Action	Current State	Next State	Bus Activity
Read	M	M	None (Read Hit)
Read	E	Ε	None (Read Hit)
Read	S	S	None (Read Hit)
Read	1	S/E	Line Fill (Read Miss)
			- Send Inq (intend to read) to other
			- Bring data
			- Implementation may decide if S / E *
Write	M	M	None (Write Hit)
Write	E	M	None (Write Hit)
Write	S	S/E	Write Through (Write Hit)
			- Send INV signal to other caches
Write	1	1	Write Through (Write Miss)
			- Send INV signal
			- Wait for line to be written by other
			<ul> <li>If write allocate then "read for ownership" (to E stage)</li> </ul>

<sup>\*</sup> e.g., S may be better if line exist in another cache, otherwise E

Based on Yaron Sheffer slides , p-7
Micro Computers Class

# **MESI (Cont)**

Action	Current State	Next State	Bus Activity
Snoop Read	M	S	Write Back - Send Hit & HitM
Snoop Read	E	S	- Send Hit
Snoop Read	S	S	- Send Hit
Snoop Read	I	I	Do nothing
Snoop Write	M	I	Write Back - Send Hit/HitM - Invalidate owned copy
Snoop Write	Ε	I	Invalidate owned copy
Snoop Write	S	I	Invalidate owned copy
Snoop Write	I	I	Invalidate owned copy

Based on Yaron Sheffer slides , p-8 Micro Computers Class

# **MESI (Cont)**

#### Variations (not Pentium):

- Ownership Exchange
  - ◆ Allows Modified line to be exchanged between caches without write-back
- Write Allocate
  - ♦ Write miss causes line fill ("read for ownership"), followed as write hit to E line.
  - + Higher performance if line is used later
  - Reduced if line is not used (e.g. zeroing big array)
  - Must identify non-cacheable memory (e.g., video RAM)
- Handling 2 level caches is more complex. See later...

Based on Yaron Sheffer slides , p-9 Micro Computers Class

### X86 Caches

Processor	L1	L2	Comments
386		32K	82385
486	8K I+D	?	
<b>Pentium</b> ®	8K I + 8K D	256K/512K	82491/82496
Pentium® MMX	16K I + 16K D	256K/512K	82491/82496
Pentium Pro®	8K I + 8K D	256K-1024K	On package
Pentium-II®	16K I + 16K D	512K	On SECC

#### Pentium® internal caches

◆ Data: 8K, 128 sets, 32b line, 2 Way, LRU, Write back/MESI (2 bits)

♦ Inst: 8K, 128 sets, 32b line, 2 Way, LRU, <u>I/V bits (1 bit)</u>

• 3 port tags, 1 port data, banked cache

◆ Data: 1 snoop, 2 U/V pipes

♦ Inst: 1 snoop, 2 prefetch

## **Processor-Initiated Read Cycles**

Present State	Pin Activity	Next State	Description
M	n/a	M	Read hit; data is provided to processor
E	n/a	E	core by cache. No bus cycle is generated.  Read hit; data is provided to processor
s	n/a	S	core by cache. No bus cycle is generated.  Read hit; data is provided to the processor
	CACHE# low		by the cache. No bus cycle is generated.  Data item does not exist in cache (MISS).
I	AND KEN# low	E	A bus cycle (read) will be generated by the Pentium ® processor. This state transition
	AND WB/WT# high		will happen if WB/WT# is sampled high with first BRDY# or NA#.
	AND		WILLI HIST DICUT# OF NA#.
	PWT low CACHE# low		Same as previous read miss case except
I	AND KEN# low	S	that WB/WT# is sampled low with first BRDY# or NA#.
	AND (WB/WT# low		
	` OR		
	PWT high)		KEN# nin inactive; the line is not intended
ı	CACHE# high OR KEN# high	I	KEN# pin inactive; the line is not intended to be cached in the Pentium processor.

NOTE: \*Locked accesses to the data cache will cause the accessed line to transition to the Invalid state

The transition from I to E or S states (based on WB/WT#) happens only if KEN# is sampled low with the first of BRDY# or NA#, and the cycle is transformed into a LINE FILL cycle. If KEN# is sampled high, the line is not cached and remains in the I state.

Table 2-4. Data Cache State Transitions for UNLOCKED Pentium® Processor Initiated Read Cycles\*

Based on Yaron Sheffer slides , p-11 Micro Computers Class

### **Processor-Initiated Write Cycles**

Present State	Pin Activity	Next State	Description
М	n/a	М	Write hit; update data cache. No bus cycle generated to update memory.
E	n/a	М	Write hit; update cache only. No bus cycle generated; line is now MODIFIED.
S	PWT low AND WB/WT# high	E	Write hit; data cache updated with write data item. A write-through cycle is generated on bus to update memory and/or invalidate contents of other caches. The state transition occurs after the writethrough cycle completes on the bus (with the last BRDY#).
S	PWT low AND WB/WT# low	S	Same as above case of write to S-state line except that WB/WT# is sampled low.
S	PWT high	S	Same as above cases of writes to S state lines except that this is a write hit to a line in a writethrough page; status of WB/WT# pin is ignored.
I	n/a	I	Write MISS; a writethrough cycle is generated on the bus to update external memory. No allocation done.

**NOTE:** Memory writes are buffered while I/O writes are not. There is no guarantee of synchronization between completion of memory writes on the bus and instruction execution after the write. A serializing instruction needs to be executed to synchronize writes with the next instruction if necessary.

Table 2-5. Data Cache State Transitions for Pentium® Processor Initiated Write Cycles

Based on Yaron Sheffer slides , p-12 Micro Computers Class


### **Cache State Transitions During Inquire Cycles**

Presen t State	Next State INV=1	Next State INV=0	Description
M	I	S	Snoop hit to a MODIFIED line indicated by HIT# and HITM# pins low. Pentium ® processor schedules the writing back of the modified line to memory.
Е	Ι	S	Snoop hit indicated by HIT# pin low; no bus cycle generated.
S	1	S	Snoop hit indicated by HIT# pin low; no bus cycle generated.
I	1	I	Address not in cache; HIT# pin high.

**Table 2-6. Cache State Transitions During Inquire Cycles** 

Based on Yaron Sheffer slides , p-13 Micro Computers Class

# **MESI Diagram**




Based on Yaron Sheffer slides , p-14 Micro Computers Class

# **Cache Relevant Signals**

AHOLD	I	Address Hold
BOFF#	I	Start the aborted bus cycle from the beginning
CACHE#	0	Internal cacheability of the cycle
EADS#		Valid external address driven on address pins
EWBE#		External Write Buffers Empty (sync info)
FLUSH#		Force writeback of all modified lines
HIT#	0	Hit answer following an Inquire request
HITM#	0	Hit modify answer following an Inquire req.
INV		Inquire/Invalidate request
KEN#		Cache enable pin
PCD/PWT	0	Page Cache Disable / Page Write Through
WB/WT#		Write Back/Write Through cache line request


Based on Yaron Sheffer slides , p-15

### **Pentium System - 2 Levels of Caches**



Two Processors With Writeback Caches Using the MESI Model

Based on Yaron Sheffer slides , p-16 Micro Computers Class



Based on Yaron Sheffer slides , p-17 Micro Computers Class

### L1/L2 communication

Case	L2	L1
1 First read, No partners	E	S
2 First write to line	M	E
3 Subsequent writes	M	M
4 Another processor read to same line	S	S

- Each line in L1 must be in L2 the *inclusion property*
- L2 status represents the combined L1+L2 complex
- ●L1 status is relative to its L2 and always L1<=L2 (I,S,E,M=0,1,2,3)</p>
  - ♦ Every CPU *M* or *E* line (dirty or exclusive) is *M* in L2.
  - ♦ Every L2 *M* line might be *I*, *S*, *E*, *M* in L1.
- All snoops into L2 are passed to L1
  - ◆ L2 does not really know L1 status!
  - ◆ But L2 should wait for L1 only if L2 is in M state

Based on Yaron Sheffer slides , p-18 Micro Computers Class

### **Process Synchronization**

- Distinguish between memory coherency to synchronization
  - ♦ "If 2 processors increment the same cell, how to ensure X←X+2"
  - ◆ This is a synchronization problem, not a cache issue!
- Caches do not guarantee order!
   Semaphores should be used for exclusive access to X!
- In X86, XCHG can be used to implement a semaphore
  - ♦ XCHG has an implicit lock which makes it an atomic operation
  - **♦** Alternative: use explicit LOCK prefix on the instruction

```
get_x:
         MOV
                EAX, 0
                                / atomic - locked
         XCHG EAX, x guard
again:
                EAX, 0
         CMP
                again
                                 / until success
         JΖ
                                / manipulate value
                EAX, X
         VOM
                                 / ensure X is untouched
         INC
                \mathbf{E}\mathbf{A}\mathbf{X}
                X, EAX
                                 / between operations.
         MOV
free x:
                x guard, 1
         MOV
```

Based on Yaron Sheffer slides , p-19 Micro Computers Class