ARM Cortex-M4 Programming Model Flow Control Instructions

Textbook: Chapter 4, Section 4.9 (CMP, TEQ, TST)
Chapter 6

"ARM Cortex-M Users Manual", Chapter 3

CPU instruction types

Data movement operations

- memory-to-register and register-to-memory
 - includes different memory "addressing" options
 - "memory" includes peripheral function registers
- register-to-register
- constant-to-register (or to memory in some CPUs)

Arithmetic operations

- add/subtract/multiply/divide
- multi-precision operations (more than 32 bits)

• Logical operations

- and/or/exclusive-or/complement (between operand bits)
- shift/rotate
- bit test/set/reset

• Flow control operations

- branch to a location (conditionally or unconditionally)
- branch to a subroutine/function
- return from a subroutine/function

ARM comparison instructions

These instructions set flags in the PSR without saving the result. "Set Status" is implied, and there is no "destination register"

- CMP : compare : Op1 Op2
 - Sets Z, N, V and C flags
 - Use to test for signed and unsigned relationships
- TST : bit-wise AND : Op1 ^ Op2
 - Sets Z and N flags; C and V flags are unaffected*
 - Use to check selected bit(s) of a word
- TEQ : bit-wise XOR : Op1 xor Op2
 - Sets Z and N flags; C and V flags are unaffected*
 - Use instead of CMP to check for "equal" condition, if C and V flags are to be preserved (ex. for multi-precisions arithmetic)
 - * C flag affected if "shift" applied to Op2. Avoid shifting Op2 if C flag must be preserved.

ARM flow control operations

- Unconditional branch: B label
 - Target address = PC ± displacement
 - Displacement embedded in instruction code
 - $Target < \pm 32M(ARM), \pm 2K(Thumb), \pm 16M(Thumb2)$
- Conditional branch (cc = true/false condition):

```
Bcc\ label\ (Ex.\ BNE\ label)
Target < \pm 32M(ARM), -252... + 258(T), \pm 1M(T2)
```

• Conditions that can be tested:

```
EQ, NE, CS, CC, MI, PL, VS, VC, HI, LS, GE, LT, GT, LE (see next slide)
```

Condition codes represented by PSR flags

Suffix	Flags	Meaning
EQ	Z = 1	Equal
NE	Z = 0	Not equal
CS or HS	C = 1	Higher or same, unsigned ≥
CC or LO	C = 0	Lower, unsigned <
MI	N = 1	Negative
PL	N = 0	Positive or zero
VS	V = 1	Overflow
VC	V = 0	No overflow
HI	C = 1 and $Z = 0$	Higher, unsigned >
LS	C = 0 or Z = 1	Lower or same, unsigned ≤
GE	N = V	Greater than or equal, signed ≥
LT	$N \neq V$ or	Less than, signed <
GT	Z = 0 or $N = V$	Greater than, signed >
LE	$Z = 1$ and $N \neq V$	Less than or equal, signed ≤
AL	Can have any value	Always. This is the default when no suffix specified

Text: Section 3.3.6 – Arithmetic Operations, Table 3.2

Conditional Branch Instructions

- <u>Unsigned</u> conditional branch
 - follow **SUBS** or **CMP**


BLO target ; Branch if unsigned less than (if C=0, same as BCC)

BLS target; Branch if unsigned less than or equal to (if C=0 or Z=1)

BHS target; Branch if unsigned greater than or equal to

(if C=1, same as **BCS**)

BHI target ; Branch if unsigned greater than (if C=1 and Z=0)



Bard, Gerstlauer, Valvano, Yerraballi

Conditional Branch Instructions

- <u>Signed</u> conditional branch
 - follow SUBS, CMP, or CMN


```
BLT target ; if signed less than (if (\sim N\&V \mid N\&\sim V)=1 if N\neq V)
```

BGE target ; if signed greater than or equal to (if $(\sim N\&V \mid N\&\sim V)=0$ if N=V)

BGT target ; if signed greater than (if $(Z \mid \sim N\&V \mid N\&\sim V)=0$ if Z=0 and N=V)

BLE target ; if signed less than or equal to

(if $(Z \mid \sim N\&V \mid N\&\sim V)=1$ if Z=1 and $N\neq V$)



Bard, Gerstlauer, Valvano, Yerraballi

Equality Test

```
Assembly code
                                 C code
   LDR R2, =G; R2 = &G
                                 unsigned long G;
   LDR R0, [R2]; R0 = G
                                 if(G2 == 7)
   CMP R0, \#7; is G == 7?
                                   GEqual7();
   BNE next1 ; if not, skip
   BL GEqual7 ; G == 7
next1
   LDR R2, =G; R2 = &G
   LDR R0, [R2]; R0 = G
                                 if(G != 7){
   CMP R0, #7 ; is G != 7 ?
                                   GNotEqual7();
   BEQ next2; if not, skip
   BL GNotEqual7; G!= 7
next2
```

Program 5.1. Conditional structures that test for equality.

```
Can also use TEQ R0, #7; Test if Equal (R0 xor #7 = 0)
BNE next1
```


Unsigned Conditional Structures

```
Assembly code
                                C code
   LDR R2, =G
                 : R2 = &G
                                unsigned long G;
   LDR R0, [R2] ; R0 = G
                                if(G > 7)
   CMP R0, \#7; is G > 7?
                                  GGreater7();
               ; if not, skip
   BLS next1
   BL GGreater7 ; G > 7
next1
   LDR R2, =G; R2 = &G
   LDR R0, [R2] ; R0 = G
                                if(G >= 7){
   CMP R0, \#7; is G >= 7?
                                  GGreaterEq7();
   BLO next2; if not, skip
   BL GGreaterEq7; G >= 7
next2
   LDR R2, =G; R2 = &G
   LDR R0, [R2] ; R0 = G
                                if(G < 7)
   CMP R0, \#7 ; is G < 7?
                                  GLess7();
   BHS next3 ; if not, skip
   BL GLess7
                 ; G < 7
next3
   LDR R2, =G; R2 = &G
   LDR R0, [R2]; R0 = G
                                if(G <= 7){
   CMP R0, #7
                 ; is G <= 7?
                                  GLessEq7();
   BHI next4 ; if not, skip
   BL GLessEq7
                 ; G <= 7
next4
```

Signed Conditional Structures

```
Assembly code
                                 C code
               ; R2 = &G
   LDR R2, =G
                                 long G;
   LDR R0, [R2]
                ; R0 = G
                                 if(G > 7)
   CMP R0, #7
                ; is G > 7?
                                  GGreater7();
                ; if not, skip
   BLE next1
   BL GGreater7 ; G > 7
next1
   LDR R2, =G; R2 = &G
   LDR R0, [R2] ; R0 = G
                                 if(G >= 7){
   CMP R0, \#7; is G >= 7?
                                   GGreaterEq7();
   BLT next2; if not, skip
   BL GGreaterEq7; G >= 7
next2
             ; R2 = &G
   LDR R2, =G
   LDR R0, [R2] ; R0 = G
                                 if(G < 7)
   CMP R0, \#7; is G < 7?
                                  GLess7();
   BGE next3 ; if not, skip
   BL GLess7
               ; G < 7
next3
   LDR R2, =G; R2 = &G
   LDR R0, [R2] ; R0 = G
                                 if(G <= 7){
                ; is G <= 7?
                                  GLessEq7();
   CMP R0, #7
                ; if not, skip
   BGT next4
                ; G <= 7
   BL GLessEq7
next4
```

Program 5.4. Signed conditional structures.



```
LDR R2, =G1; R2 = &G1
                                         unsigned long G1,G2;
    LDR R0, [R2]; R0 = G1
                                         if(G1>G2){
    LDR R2, =G2; R2 = &G2
                                           isGreater();
    LDR R1, [R2]; R1 = G2
    CMP R0, R1 ; is G1 > G2 ?
                                         else{
    BHI high ; if so, skip to high
                                           isLessEq();
    BL isLessEq ; G1 <= G2
low
        next
                  ; unconditional
    В
high BL isGreater; G1 > G2
next
```

Example: if-then-else statement

• C: if $(a > b) \{ x = 5; y = c + d; \}$ else x = c - d;• Assembler: ; compute and test condition LDR r4,=a ; get address for a LDR r0,[r4]; get value of a LDR r4,=b; get address for b LDR r1,[r4]; get value for b CMP r0,r1; compare a < b BLE fblock ; if a ><= b, branch to false block

If statement, cont'd.

```
; true block
 MOV r0, #5 ; generate value for x
 LDR r4,=x ; get address for x
 STR r0,[r4]; store x
 LDR r4,=c ; get address for c
 LDR r0,[r4]; get value of c
 LDR r4,=d; get address for d
 LDR r1,[r4]; get value of d
 ADD r0,r0,r1; compute y
 LDR r4,=y; get address for y
 STR r0,[r4]; store y
 B after ; branch around false block
```

If statement, cont'd.

```
; false block
fblock
     LDR r4,=c
                      ; get address for c
     LDR r0,[r4]
                      ; get value of c
     LDR r4,=d
                      ; get address for d
     LDR r1,[r4]
                      ; get value for d
     SUB r0,r0,r1
                     ; compute a-b
     LDR r4,=x
                      ; get address for x
     STR r0,[r4] ; store value of x
after ...
```

While Loops

G2<=G1

Body

```
LDR R4, =G1 ; R4 -> G1 unsigned long G1,G2;
LDR R5, =G2 ; R5 -> G2 while(G2 > G1){

loop LDR R0, [R5] ; R0 = G2 Body();

LDR R1, [R4] ; R1 = G1

CMP R0, R1 ; is G2 <= G1?

BLS next ; if so, skip to next

BL Body ; body of the loop

B loop

next
```

For Loops

Count up

```
for(i=0; i<100; i++){
    Process();
}

i = 0

i >= 100

Process

i = i+1
```

```
MOV R4, #0 ; R4 = 0

loop CMP R4, #100 ; index >= 100?

BHS done ; if so, skip to done

BL Process ; process function*

ADD R4, R4, #1 ; R4 = R4 + 1

B loop

done
```

For Loops

Count down

```
for(i=100; i!=0; i--){
    Process();
}

i = 100

    i!=0
    Process
    i = i-1
```

```
MOV R4, #100 ; R4 = 0
loop BL Process ; process function
SUBS R4, R4, #1 ; R4 = R4 - 1
BNE loop
done
```


Thumb2 conditional execution

- (IF-THEN) instruction, IT, supports conditional execution in Thumb2 of up to 4 instructions in a "block"
 - Designate instructions to be executed for THEN and ELSE
 - Format: ITxyz condition, where x,y,z are T/E/blank

Example: C switch statement

• C: switch (test) { case 0: ... break; case 1: ... } • Assembler: LDR r2,=test ; get address for test LDR r0,[r2] ; load value for test ADR r1, switchtab ; load switch table address LDR r15,[r1,r0,LSL #2]; index switch table ;address of case0 routine switchtab DCD case0 DCD case1 ;address of case1 routine

Finite impulse response (FIR) filter



 X_i 's are data samples C_i 's are constants

Example: FIR filter

• C: for (i=0, f=0; i< N; i++)f = f + c[i]*x[i]; Assembler ; loop initiation code MOV r0, #0; use r0 for IMOV r8,#0 ; use separate index for arrays LDR r2,=N ; get address for N LDR r1,[r2] ; get value of N MOV r2, #0; use r2 for f LDR r3,=c ; load r3 with base of c

LDR r5,=x; load r5 with base of x

FIR filter, cont'.d

```
; loop body
loop
  LDR r4,[r3,r8] ; get c[i]
  LDR r6,[r5,r8] ; get x[i]
  MUL r4,r4,r6 ; compute c[i]*x[i]
  ADD r2,r2,r4 ; add into running sum f
  ADD r8,r8,#4 ; add word offset to array index
  ADD r0,r0,#1 ; add 1 to i
  CMP r0,r1 ; exit?
  BLT loop ; if i < N, continue</pre>
```

FIR filter with MLA & auto-index

```
AREA TestProg, CODE, READONLY
ENTRY
mov r0,#0 ;accumulator
```

```
mov
                        ; number of iterations
           r1,#3
      mov
      ldr r2,=carray ;pointer to constants
      ldr
            r3,=xarray ;pointer to variables
      ldr
            r4,[r2],#4 ;get c[i] and move pointer
loop
            r5,[r3],#4 ;get x[i] and move pointer
      ldr
      mla
            r0,r4,r5,r0 ; sum = sum + c[i]*x[i]
      subs
            r1,r1,#1
                        idecrement iteration count
      bne
            loop
                        ;repeat until count=0
     b
here
            here
carray dcd 1,2,3
            10,20,30
xarray dcd
 END
```

Also, need "time delay" to prepare x array for next sample