## **Project 4: FFT - OFDM Receiver**

Direct Fourier Transform (DFT) utilizes matrix multiplication with a fourier transform matrix to get frequency data from time sampled data. For a 1024 DFT, this typically involves 1024\*1024 = 1048576 operations (shown in Figure 1). Fast Fourier Transform (FFT) exploits patterns from this matrix multiplication process to increase performance at the cost of resource usage. A 1024 FFT typically involves 10\*1024 = 10240 operations (shown in Figure 3). This is two order magnitude performance increase.

We first start by bit-reversing the address of each elements and shifting the input array according to the new address table, this will enable us to leverage patterns in the FFT later in the process. We then start by taking the 2 point FFT (butterfly) and passing the output to the next FFT (butterfly), which is a 4 point FFT. Each output of the nth point FFT will be phase corrected then passed to the next stage. The last stage will compute two 512 point FFT. There will be 10 stages of these FFT (butterfly) computed.

The OFDM demodulator will parse every sample and match them accordingly to their respective symbol based on which quadrant they are in on the constellation.




Figure 1 - DFT performance.




Figure 2: FFT performance.

Figure 3: OFDM receiver performance.

There were five main optimization techniques we used in our design:

- 1. Pipeline We pipelined our design for a factor of 1 whenever possible.
- 2. Loop unrolling and array partitioning We unrolled our loops and partitioned the same number of factors to enable parallel access to the array. The fft\_stages() did not utlize this technique but could have benefited from this. The variable stage passed to the fft\_stages() function is different at each stage making the cyclic array partitioning difficult on the arrays.
- Trigonometric LUT The fft\_stages() function utilizes trigonometric LUT. Instead of calling a performance and resource intensive trigonometric function from a math library, we are able to utilize our understanding of how the the nth stage affects our phase offset.
- 4. Bit shifting reverse\_input() function is called 1024 times and utilizes bitshifting fixed point integers to optimize on speed and performance.
- 5. Dataflow We applied dataflow to the entire architecture which uses the fft stage functions to pipeline on a function level.

Our FFT has an interval latency of 1568 clock cycles at 8.495ns which yields 75.1k FFT operations per second therefore meeting design requirements.