mnemonic



```
assembler
              machine instruction effect /meaning
                                                                   register (0 to 3 generic. reg.)
              opcode/binary code
     ope-
                                            - addressing mode -
                                                                   No name xx bin type
             FLAG g b yy xx (g group, b bit, yy,xx t.p. opera./reg.)
mnem. rands
                                                                   0 D0 00 data register
             ---- --- - --
                                   _____
                                                                   1 D1
                                                                           01
                                                                                data register
                  000 0 00 00
                                   No OPeration
                                                                   2 A0 10 adr.-base reg.
             NZVC 000 0 00 01
                                   CoMPare D0, D1 (D0-D1)
CMP
                                                                   3 A1
                                                                           11
                                                                                adr.-index req.
                  000 0 00 10
SWD
                                   SWap D0, D1
                                                                   SD0/SD1 shadow req. to D0/D1
SWM
                   000 0 00 11
                                   SWap Memory Adr(D0), Adr(D1)
                                                                   SA0/SA1 shadow reg. to A0/A1
                   arithmetic-/ stack commands -----
                                                                      IR Instruction Register
                                MULtiplication D0 <- D0*D1
             NZVC 000 0 01 00
MIJT.
                                                                      IC Instruction Counter
             NZVC 000 0 01 01
                                   DIVision D0 <- D0\D1 Rest SD0
DIV
                                                                      SR Status Register
                   000 0 01 10
                                   PuSh All Stack <- A, D, SR reg.
PSA
                                                                      SP Stack Pointer
POA
             NZVC 000 0 01 11
                                   POp All SR, D, A reg. <- Stack
                                                                    ST STart adress
                   jump commands/ subroutine --- IC relative ---
                                   Jump SubRoutine Stack<-IC+1, A0=0: IC<-IC+A1 else IC<-A0+A1+ST
                  000 0 10 00
JSR
                                                           Jump If Negative A1 is signed
                  000 0 10 01
JIN +A
                                   N=1: IC \leftarrow IC +A1
                  000 0 10 10
                                   Z=1: IC \leftarrow IC +A1
JIZ +A
                                                           Jump If Zero
                                                                              as offset +A, IA
                                   IC <- IC +A1 Ju
                  000 0 10 11
                                                           JuMP
JMP +A
                                                                              Status Register SR
                  000 0 11 00
                                   RETturn subroutine IC <-stack
RET
                                                                                IOXYNZVC
JIN IA
                  000 0 11 01
                                   N=1: IC <- A0 +A1 +ST Jump If Negative
                                                                              In/ IO=00 Character
                  000 0 11 10
                                   Z=1: IC <- A0 +A1 +ST
JIZ IA
                                                          Jump If Zero
                                                                                   =01 decimal
                                                          JuMP
JMP IA
                  000 0 11 11
                                      IC <- A0 +A1 +ST
                                                                                    =10 hexadecimal
                                load constant --- register direct ---
                                                                                    =11 binary
                                   LoaD Constant reg xx <- ## next byte
                  000 1 00 xx
LDC Rg
             NZ
                                                                              free available
## CCCC CCCC
                                                                              Flags N Negative
                                   ## Constant byte
                                                                                   Z Zero
                        --- register direct -----
                                                                                   V oVerflow
                                   N=1: IC <- reg xx
Z=1: IC <- reg xx
JIN RG
                   000 1 01 xx
                                                           Jump If Negative
                  000 1 10 xx
                                                                                   C Carry
                                                           Jump If Zero
JIZ RG
                                    IC <- reg xx
JMP RG
                  000 1 11 xx
                                                           JuMP
                  in- output / stack commands -- reg. direct --
                                                                   addressing mode
                                   reg xx <- INPut
INP RG (IO)
                  001 0 00 xx
             NZ
                                                                                         assembler
                                                                    * Adr./register fix
OUT RG (IO)
                  001 0 01 xx
                                   OUTput
                                                  <- reg xx
                                  PuSH Stack <- reg xx
POP reg xx <- Stack
PSH RG
             NZ
                  001 0 10 xx
                                                                   value in/into register:
POP RG
                  001 0 11 xx
             NZ
                                                                    * register direct
                  shadow req./ bit test/nibble -- Reg. direkt --
                                                                     reg xx, reg yy
                                                                                             .Rg.
                  001 1 00 xx
SSR RG
             NZ
                                   Set Shadow Reg xx -> Sxx
GSR RG
             ΝZ
                  001 1 01 xx
                                   Get Shadow Reg xx <- Sxx
                                                                   value in/into RAM(Adr.in Reg.)
BTS RG
             Z
                   001 1 10 xx
                                   BitTest reg xx with Shadow r.
                                                                   * register indirect
                  001 1 11 xx
SWN RG
             NZ
                                   SWap Nibble reg xx
                                                                     Adr(reg xx),
                                                                                             [Rg]
                  arithmet.-log. commands --- register direct ---
             NZ C 010 0 00 xx
                                   SHift Left reg xx
SHL RG
                                   SHift Right reg xx
ROtate Left reg xx
                                                                   Adr. with offset
SHR RG
             Z C 010 0 01 xx
                                                                   * IC relative
             NZ C 010 0 10 xx
ROL RG
                                                                     Adr.: IC + A1
             NZ C 010 0 11 xx
                                   ROtate Right reg xx
ROR RG
                  010 1 00 xx
                                   CLear Register reg xx <- 0
                                                                   * Index Adress
CLR RG
             NZVC 010 1 01 xx
INC RG
                                   INCrement reg xx
                                                                     Adr.: A0 + A1 + ST
                                                                                             .IA.
DEC RG
             NZVC 010 1 10 xx
                                   DECrement reg xx
                                                                   * at LOD/STO/RCL
NOT RG
                   010 1 11 xx
                                   reg xx <- NOT reg xx
             NZ
                                                                    Adr.: h80 + A1 + ST
                   --- reg.reg./*1234) transport commands with SR/ SP
                  011 0 yy xx
             ΝZ
                                   reg yy <- reg yy AND reg xx *1)
AND RG RG
                                                                   Al as index with sign
                                   reg yy <- reg yy OR reg xx *2)
                  011 1 yy xx
OR RG RG
                                                                       |*12345) with xx≠yy,
                   ---- register direct and indirect ---
             ADD RG RG
                                                                        | at xx=yy code with SR/SP:
                                                                        |*1) MOV RG SR NZ reg yy <- SR
ADD RG [RG]
             NZVC 100 1 yy xx
                                   reg yy <- reg yy + Adr(reg xx)
                                                                        |*2) MOV RG SP NZ
                                                                                         reg yy <- SP
                                   reg yy <- reg yy - reg xx *4)
                                                                        |*3) MOV SR RG NZ
SUB RG RG
             NZVC 101 0 yy xx
                                                                                         SR <- reg xx
                                                                        |*4) MOV SP RG NZ SP <- reg xx
SUB RG [RG]
             NZVC 101 1 yy xx
                                   reg yy <- reg yy - Adr(reg xx)
                                                                        |*5) MOV SR CC
                   --- transport commands --- register indirect ----
                                                                                        SR <- CC..
MOV [RG] RG
             NZ
                  110 0 yy xx
                                   MOVe Adr(reg yy) <- reg xx
                                                                            CC sets data type IO in SR
                                   MOVe reg yy <- Adr(reg xx)
MOV RG [RG]
             NZ
                  110 1 yy xx
                                                                         RAM adresses:
                                       --- register direct ---
                                            reg yy <- reg xx *5)
MOV RG RG
             NZ
                  111 0 yy xx
                                                                         h00 standard start address
                          Req.
                                       --- register indirect ---
                                                                         h80 base adr. data (down)
                  111 1 00 xx
MOV RG
                                   MOVe reg xx \leftarrow Adr(A0+A1+ST)
                                                                         hF5 base adr. stack (up)
             NZ
      TΑ
MOV IA RG
                  111 1 01 xx
                                   MOVe Adr(A0+A1+ST) <- reg xx
                                                                         hF6 address keyboard input
             ΝZ
                                                                        hF7 adresss display pixel
LOD RG
             NZ
                  111 1 10 xx
                                   LOad Data reg xx <- Adr(h80+A1+ST)
                                                                         hF8 - hFF MGA display 8x8
                    - store commands /copy command /stop -----
                                   STOre file <- Adr(h80+A1+ST) D0 byte, via D1 (Data: IO)
ReCalL Adr(h80+A1+ST) <- file via D1 (Data: IO) /D0 byte readed
STO (IO)
              Ζ
                  111 1 11 00
                  111 1 11 01
RCL (IO)
              ZV
                                   CoPY Adr(A1) <- Adr(A0) D0 byte via D1
                 111 1 11 10
CPY
              ZV
                                  StoP STop Program, flags from pre-command
          (pre-cmd) 111 1 11 11
```

## CCCC CCCC

```
The FLAG's NZVC not specified in the
                   opcode/bin.code
                                         meaning /explanation
       ope-
                                                                               commands are always set to 0.
mnem. rands FLAG g b yy xx (g group, b bit, yy,xx t.p. opera./reg.)
                                                                               The higher-value Nibble IOXY of the SR
                                                                               is not affected.
               NZVC
NOP
                     000 0 00 00
                                        No OPeration
No operation is executed, flags all 0, the instruction counter IC is incremented by 1.
               NZVC 000 0 00 01
CMP
                                         CoMPare DO, D1 (D0-D1)
Compares the data registers DO and D1 by difference DO-D1 and sets the corresponding flags.
The registers remain unchanged, the difference is discarded.
SWD
                     000 0 00 10
                                         SWap D0, D1
Swaps the contents of the two data registers DO and D1.
                     000 0 00 11
                                         SWap Memory Adr(D0), Adr(D1)
Swaps the contents of the memory cells whose addresses are in registers DO, D1.
               NZVC 000 0 01 00
                                        MULtiplication D0 <- D0*D1
Multiplies D0*D1 by Booth, result in D0. Also in case of overflow the low-value byte is returned.
               NZVC 000 0 01 01
                                         DIVision D0 <- D0\D1 Remainder SD0
Integer division DO\D1, result in D0, remainder in SD0. Sign remainder = sign dividend.
                     000 0 01 10
                                        PuSh All Stack <- A, D, SR reg.
Pushes registers A1, A0, D1, D0, SR on the stack in this order (SR on top) and decreases the SP by 5.
               NZVC 000 0 01 11
                                         POp All SR, D, A reg. <- Stack
POA
Sets the registers in the order SR, DO, D1, A0, A1 with the values from the stack and increases the SP by 5.
The flags thus result from the corresponding bits on the stack.
JSR
                                         Jump SubRoutine Stack<-IC+1, A0=0: IC<-IC+A1 sonst IC<-A0+A1+ST
Jump to the subroutine. Places the return addressIC+1 on the stack.
If A0=0, A1 is added to the IC and entered into the instruction counter where it is processed further. Otherwise the new
IC is determined by the index address A0+A1+ST. A1 is signed.
JIN +A
                     000 0 10 01
                                        N=1: IC <- IC +A1
                                                                    Jump If Negative
Jumps A1 bytes relative to the instruction counter state when the N flag is set, where A1 is signed.
                                         Z=1: IC <- IC +A1
                     000 0 10 10
                                                                    Jump If Zero
Jumps A1 bytes relative to the instruction counter state when the Z flag is set, where A1 is signed.
                     000 0 10 11
JMP +A
                                              IC <- IC +A1
                                                                    JIIMP
Jumps A1 bytes relative to the instruction counter state, where A1 is signed.
                     000 0 11 00
                                        RETturn subroutine IC <-Stack
Return from the subroutine. Fetches the address of the instruction counter from the stack to continue working at the
instruction after JSR if the stack is managed correctly.
AT NTL
                     000 0 11 01
                                        N=1: IC <- A0 +A1 +ST Jump If Negative
Jumps to the calculated index address A0 + A1 + ST when the N flag is set, where A1 is signed.
                     000 0 11 10
                                        Z=1: IC <- A0 +A1 +ST Jump If Zero</pre>
Jumps to the calculated index address A0 + A1 + ST when the Z flag is set, where A1 is signed.
                     000 0 11 11
                                              IC <- A0 +A1 +ST JuMP
Jumps to the calculated index address A0 +A1 +ST, where A1 is signed.
                     000 1 00 xx
                                        LoaD Constant reg xx <- ## next byte
Loads the constant stored in the byte after the LDC instruction with the constant instruction ## into the register. The
instruction counter is incremented by 2 when the instruction is executed, an wrong entered instruction is thus skipped.
```

## Constant byte Constant definition 1 byte (left and right nibble) for the LDC command. Must immediately follow this command. If the definition is not after LDC, the byte is interpreted as a machine instruction and executed accordingly.

JIN RG 000 1 01 xx N=1: IC <- reg xx Jump If Negative

Jumps to the address in the register when the N flag is set.

JIZ RG 000 1 10 xx  $Z=1: IC \leftarrow reg xx$  Jump If Zero

Jumps to the address in the register when the Z flag is set.

JMP RG 000 1 11 xx IC <- reg xx JuMP

Jumps to the address in the register.

INP RG (IO) NZ 001 0 00 xx reg xx <- INPut

The program stops and waits for the input of a keyboard character, a decimal number  $-128 \dots 127$  or a hexadecimal number. The input is displayed in binary and alternatively in the forms not entered. The binary value is filed in the register and stored in the RAM in the keyboard byte hF6. The input appears in the input/output protocol in the form defined by the IO bits of the status register.

OUT RG (IO) 001 0 01 xx OUTput <- reg xx

The register contain is represented in the input/output system in binary, hexadecimal, decimal and as characters and is noted in the input/output protocol in the form defined by the IO bits of the status register.

PSH RG NZ 001 0 10 xx PuSH Stack <- reg xx

Puts the register on top of the stack and decreases the SP by 1.

POP RG NZ 001 0 11 xx POP reg xx <- Stack

Sets the register to the value from the stack and increases the SP by 1.

SSR RG NZ 001 1 00 xx Set Shadow Reg xx -> Sxx (SDx, SAx)

Sets the shadow register to the register to its value.

GSR RG NZ 001 1 01 xx Get Shadow Reg xx <- Sxx (SDx, SAx)

Sets the register to the value of its shadow register.

BTS RG Z 001 1 10 xx BitTest reg xx with Shadow register

Tests the corresponding bits of the register against the set bits in the shadow register. If all bits set in the shadow register are also set in the register, i.e. the masked difference is 0, the Zero flag is set.

The N flag is set when the shadow register is negative but the register is positive.

SWN RG NZ 001 1 11 xx SWap Nibble reg xx

Swaps the left and right nibble in the register. Corresponds to the digit swap of the hexadecimal number.

SHL RG NZ C 010 0 00 xx SHift Left reg xx

Shifts the bits in the register one place to the left. The right bit becomes 0.

Corresponds to a multiplication by 2. The bit shifted out goes into the Carry flag.

SHR RG Z C 010 0 01 xx SHift Right reg xx

Shifts the bits in the register one place to the right. The left bit becomes 0.

Corresponds to integer division \2. The bit shifted out (corresponds to remainder) goes into the carry flag.

ROL RG NZ C 010 0 10 xx ROtate Left reg xx

Shifts the bits in the register one place to the left. The left bit is set to the right bit and also to the C flag.

ROR RG NZ C 010 0 11 xx ROtate Right reg xx

Shifts the bits in the register one place to the right. The right bit is placed in the left bit and also in the C flag.

CLR RG  $\,$  Z 010 1 00 xx  $\,$  CLear Register reg xx <- 0

Clears the register, i.e. sets all bits of the register to 0. The Z flag is thus always set.

INC RG NZVC 010 1 01 xx INCrement reg xx

Increases the register content by one.

DEC RG NZVC 010 1 10 xx DECrement reg xx

Decreases the register content by one.

NOT RG NZ 010 1 11 xx reg xx <- NOT reg xx

Negates the individual bits in the register. (If INC is executed afterwards, the sign of the decimal number is changed).

The commands AND/OR/ADD/SUB/MOV RG RG

do <u>not exist for identical registers</u>. With <u>AND/OR</u> the result would be identical to the operand, with <u>ADD</u> it corresponds to the doubling, which is better covered by <u>SHL</u>. For <u>SUB</u>, <u>CLR</u> is also more efficient. <u>MOV</u> makes no sense. The resulting free binary codes are used for the <u>MOV</u> transport commands with the status register and the stack pointer and the data type <u>IO</u> can be set.

AND RG RG NZ 011 0 yy xx reg yy <- reg yy AND reg xx (xx \neq yy)

Operates a logical AND between the individual bits. Result is only 1 if both bits are 1, otherwise 0.

MOV RG SR NZ 011 0 yy yy reg yy <- SR

Moves/copies the contents of the status register to the register on the left.

OR RG RG NZ 011 1 yy xx reg yy < reg yy OR reg xx (xx  $\neq$  yy) Operates a logical OR between the bits. Results in 0 only if both bits are 0, otherwise 1.

MOV RG SP NZ 011 1 yy yy reg yy <- SP

Moves/copies the contents of the stack pointer to the register on the left.

ADD RG RG NZVC 100 0 yy xx reg yy <- reg yy + reg xx (xx  $\neq$  yy)

Adds the two registers and puts the result in the register on the left.

MOV SR RG NZ 100 0 xx xx SR <- reg xx

Moves/copies the content of the register on the right into the status register and thus sets the flags.

ADD RG [RG] NZVC 100 1 yy xx reg yy <- reg yy + Adr(reg xx)

Adds the left register with the byte whose address is in the right register. Result then in the left register.

SUB RG RG NZVC 101 0 yy xx reg yy <- reg yy - reg xx  $(xx \neq yy)$ 

Subtracts the right register from the left register and places the result in the leftregister.

MOV SP RG NZ 101 0 xx xx SP <- reg xx

Moves/copies the contents of the register on the right into the stack pointer, thereby resetting it new.

SUB RG [RG] NZVC 101 1 yy xx reg yy - reg yy - Adr(reg xx)

Subtracts from the left register the byte whose address is in the right register. Result then in the left register.

MOV [RG] RG NZ 110 0 yy xx MOVe Adr(reg yy) <- reg xx

Moves/copies the content of the right register to the memory address in the left register.

MOV RG [RG] NZ 110 1 yy xx MOVe reg yy <- Adr(reg xx)  $^*$ )

Moves/copies the content of the memory address in the right register to the left register.

MOV RG RG NZ 111 0 yy xx MOVe reg yy <- reg xx  $(xx \neq yy)$ 

Moves/copies the register on the right to the register on the left.

MOV SR CC 111 0 CC CC MOVe SR <- CC.. (CC=CC)

The constant bits CC are set in the left two bits of the status register. This defines the data type  ${\tt IO}$ 

for input and output: 00 character, 01 decimal, 10 hexadecimal, 11 binary

MOV RG IA NZ 111 1 00 xx MOVe reg xx <- Adr(A0+A1+ST)

Moves/copies the byte from the calculated index address A0+A1+ST into the register.

The address is determined cyclically at <0 or >255.

MOV IA RG NZ 111 1 01 xx MOVe Adr(A0+A1+ST) <- reg xx

Moves/copies the register value into RAM to the calculated index address A0+A1+ST.

The address is determined cyclically at <0 or >255.

LOD RG NZ 111 1 10 xx LOad Data reg xx <- Adr(h80+A1+ST)

Loads/copies the data byte from the calculated index address h80+A1+ST into the register.

Base address data is h80, the address is determined cyclically at <0 or >255, A1 with sign.

STO (IO) Z 111 1 11 00 STOre file <- Adr(h80+A1+ST) D0 Byte, via D1 (Data: IO)

Writes D0 byte (unsigned) from address h80+A1+ST into a text file.

The address is determined cyclically at <0 or >255.

The bytes are first brought to D1. One value is stored per line.

Depending on IO is written at 00 character, 01 decimal, 10 hexadecimal, 11 binary.

The Z flag is set if no data was written. The number of bytes actually written is then unsigned in D0, the last byte in D1.

RCL (IO) ZV 111 1 11 01 ReCall Adr(h80+A1+ST) <- file via D1 (Data: IO) /D0 byte readed Reads data from a text file into the RAM from address h80+A1+ST.

The address is determined cyclically at <0 or >255.

The bytes are first brought to D1. There must be one value per line.

Depending on IO, at 00 character, 01 decimal, 10 hexadecimal, 11 binary is assumed as type in the file.

The Z flag is set if no data was read. The V flag is set when there is more data in the file than can be stored to the end of RAM. The number of bytes actually read is then written unsigned in D0, the last byte in D1.

Copies DO bytes (unsigned) from RAM address in AO starting into the area from RAM address in A1.

The Z flag is set if no data has been copied.

The V flag is set if more data is to be copied than can be stored to the end of RAM.

The number of bytes actually copied is then written unsigned in DO, the last byte in D1.

STP (pre-cmd) 111 1 11 11 StoP STop Program, flags from pre-command

Halts the program. The flags are taken over from the preceding command. This allows STP to be inserted at any point in the program in addition to the breakpoints for test purposes.