与非门电路的测试(补充)

CD4007 是和 CD4011 同系列的 CMOS 集成电路,如图 1 所示,其内部有 3 对 NMOS/PMOS 管的组合。利用 CD4007 这个芯片可以组合成与非门,或非门,传输门等逻辑电路。文档后部附上 CD4007 的数据手册共参考。

有兴趣的同学可以用 CD4007 构建一个与非门和反相器代替 CD4011 完成全部实验内容,获得10%加分。




图 1 CD4007 的管脚和内部电路



Data sheet acquired from Harris Semiconductor SCHS018C – Revised September 2003

CMOS Dual Complementary Pair Plus Inverter

High-Voltage Types (20-Volt Rating)

■ CD4007UB types are comprised of three n-channel and three p-channel enhancement-type MOS transistors. The transistor elements are accessible through the package terminals to provide a convenient means for constructing the various typical circuits as shown in Fig. 2.


More complex functions are possible using multiple packages. Numbers shown in parentheses indicate terminals that are connected together to form the various configurations listed.

The CD4007UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Extremely high-input impedance amplifiers
- Shapers
- Inverters
- Threshold detector
- Linear amplifiers
- **■** Crystal oscillators


TERMINAL DIAGRAM



CD4007UB Types

Features:

- Standardized symmetrical output characteristics
- Medium Speed Operation tpHL, tpLH = 30 ns (typ.) at 10 V
- 100% tested for quiescent current at 20 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range;
 100 nA at 18 V and 25°C



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	Lif	UNITS		
	MIN.	MAX.		
Supply-Voltage Range				
(For T _A = Full Package Temperature Range)	3	18	v	

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
	Vo	VIN	VDD	-55	-40	+85	+125	Min.	+25 Typ.	Max.	0.0113
	(V)	(V)	(V)								
Quiescent Dévice Current, IDD Max.		0,5	5	0.25	0.25	7.5	7.5		0,01	0.25	μΑ
		0,10	10	0.5	0.5	15	15		0.01	0.5	
	-	0,15	15	1	1	30	30		0.01	1	
		0,20	20	5	5	150	150		0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
(Sink) Current IOL Min.	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		١.
Output High (Source) Current,	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
	2.5	0,5	5	-2	1.8	-1.3	-1.15	-1.6	-3.2		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	2.4	-3.4	-6.8		
Output Voltage:	_	0,5	5	0.05				-	0	0.05	1
Low-Level,	_	.0;10	10	0.05					0	0.05	
VOL Max.	_	0,15	15	0.05				-	0	0.05	
Output Voltage:	_	0,5	5	4.95				4.95	5		
High-Level,	_	0,10	10	9.95				9.95	10	_	
VOH Min.	_	0,15	15	14.95				14.95	15		
Input Low Voltage, VIL Max.	4.5	_	5	1				_	_	1]
	9	T -	10	2				_	_	2	2
	13.5	-	15	2.5				-		2.5	V
Inpút High Voltage, VIH Min.	0.5	T -	5	4			4] *	
	1	-	10	8				8			-
	1.5	-	15	12.5				12.5			
Input Current IJN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μА

CD4007UB Types

MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY-VOLTAGE RANGE, (V_{DD}) -0.5V to +20VVoltages referenced to V_{SS} Terminal)-0.5V to V_{DD} +0.5VINPUT VOLTAGE RANGE, ALL INPUTS-0.5V to V_{DD} +0.5VDC INPUT CURRENT, ANY ONE INPUT $\pm 10mA$ POWER DISSIPATION PER PACKAGE (PD):500mWFor $T_A = -55^{\circ}C$ to $+100^{\circ}C$ 500mWFOR $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to 200mWDEVICE DISSIPATION PER OUTPUT TRANSISTOR100mWFOR $T_A = FULL$ PACKAGE-TEMPERATURE RANGE (All Package Types)100mWOPERATING-TEMPERATURE RANGE (T_{AD}) $-55^{\circ}C$ to $+125^{\circ}C$ STORAGE TEMPERATURE RANGE (T_{AD}) $-65^{\circ}C$ to $+150^{\circ}C$ LEAD TEMPERATURE (DURING SOLDERING): $+265^{\circ}C$ At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79mm)$ from case for 10s max $+265^{\circ}C$

b) 3 -Input NOR Gate 30 00 12 (13,2); (1,11);

(12,5,8); (7,4,9)

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 K Ω

CHARACTERISTIC		CONDITIONS		LI			
			V _{DD} Volts	Тур.	Max.	UNITS	
Propagation Delay Time:			5	55	110		
	tPHL.		10	30	60	ns	
	IPLH		15	25	50	1	
Transition Time	ΨНL, ЧТLН		5	100	200		
			10	50	100	ns	
			15	40	80	1	
Input Capacitance	CIN	Any Input		10	15	pF	




Fig. 1 — Detailed schematic diagram of CD4007UB showing input, output, and parasitic diodes.



d) Tree (Relay) Logic





Fig. 2 — Sample C'MOS logic circuit arrangements using type CD4007UB.

CD4007UB Types


e) High Sink-Current Driver



(6,3,10); (8.5, 12); (11,14); 7,4,9)



f) High Source-Current Driver




(6,3,10); (13,1,12); (14,2,11); (7,9)



h) Dual Bi-Directional Transmission Gating

g) High Sink - and Source-Current Driver



92CS-15347

Fig. 2 - Sample C/MOS logic circuit arrangements using type CD4007UB (Cont'd).





Fig. 3 - Typical voltage-transfer characteristics for NAND gate.



Typical voltage-transfer characteristics for NOR gate.




Fig. 5 - Typical output low (sink) current characteristics.




Fig. 6- Minimum and maximum voltage-transfer characteristics for inverter.




Fig. 7 - Typical current and voltage-transfer characteristics for inverter.




Fig. 8 - Minimum output low (sink) current characteristics.

CD4007UB Types




Fig. 9 ~ Typical output high (source) current characteristics.




Fig. 10 – Minimum output high (source) current characteristics.




Fig. 11 — Typical voltage-transfer characteristics as a function of temperature.




Fig. 12 — Typical propagation delay time vs. load capacitance.




Fig. 13 — Typical transition time vs. load capacitance.




Fig. 14 — Typical dissipation vs. frequency characteristics.




Fig. 15 - Input current test circuit.




Fig. 16 - Input voltage test circuit.





Fig. 17 - Quiescent device current test circuit.



DIMENSIONS AND PAD LAYOUT FOR CD4007UBH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as Indicated, Grid graduations are in mile (10⁻³ inch).