

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE

Tutorial -II

Programme: B.E
Course: Computer Organization

Term: Jan to May 2020
Course Code: CS45

Name: Ishan Gupta	Marks: 10 /10	Date:
USN: 1MS18CS049	Signature of the Faculty:	10/15/2020

Activity II: Demonstrating Datapath and instruction execution stages using MarieSim Simulator

Objective: To simulate inter communication between CPU and memory.



Simulator Description: MarieSim is a computer architecture simulator based on the MARIE architecture. It provides users with interactive tools and simulations to help them deepen their understanding of the operation of a simple computer. One can observe how assembly language statements affect the registers and memory of a computer system.

Activity to be performed by students:

1. Draw the interconnection between memory and a processor.

2. List out the steps required to execute an instruction.
3. Write and execute assembly language program to compute
 - i) $f = (g+h)*(i+y)$
 - ii) $d = b^2 - 4ac$
4. Describe the factors affecting the performance of a processor


3. Results and Snapshots:



MARKS :

Name :	Gisha Gupta	Branch:	CSE
USN/Roll No. :	1M18CS049	Sem/Sec:	IV/B
Subject :	CO lab	Subject Code:	

1) Interconnection between memory & a processor



MARIE Assembler

```

LOAD G
ADD H
STORE A
LOAD I
ADD Y
STORE B
LOOP. LOAD N
        ADD A
        STORE N
        LOAD B
        SUBT C
        STORE B
        JUMP.CND
        LOAD N
        OUT.PRT
        HALT
        0. DEC 5
        1. DEC 10
        2. DEC 5
        3. DEC 10
        4. DEC 0
        5. DEC 9
        6. DEC 4
        7. DEC 0
    
```

D:\COL1\Marie\DATA



Q) Steps required to execute an instruction :

- (i) Fetching the instruction ~~and~~ operand
- (ii) Fetching operands
- (iii) Decoding the instruction
- (iv) Performing ALU operation and executing instructions.
- (v) Accessing memory
- (vi) Storing the output & updating the reg file.
- (vii) Updating the Program Counter (PC)

Q) (i) LOAD G

ADD H

STORE A

LOAD I

ADD Y

STORE B

LOOP, LOAD H

ADD A

STORE N

LOAD B

SUBT O

STORE B

SKIPCOND 400

JUMP LOOP

LOAD N

OUTPUT

HALT

G, DEC 5

H, DEC 10

I, DEC 5

J, DEC 10

A, DEC 0

N, DEC 0

O, DEC 1

B, DEC 0

$$d = \frac{b^2 - 4ac}{4}$$

An: LOAD B

STORE D

first, LOAD B

ADD X

STORE X

LOAD O

SUBT one

STORE O

SKI COND 400

JUMP first

second, LOAD A

ADD Y

STORE Y

LOAD C

SUBT one

STORE C

SKI PCOND 400

third, LOAD four

ADD Z

STORE Z

LOAD Y

SUBT one

STORE Y

SKIPCOND 400

JUMP third

LOAD D

ADD X

SUBT Z

OUTPUT

HALT.

A, DEC 6

B, DEC 3

C, DEC 2

D, DEC 0

X, DEC 0

Y, DEC 0

Z, DEC 0

D, DEC 0

one, DEC 1

four, DEC 4

MARKS:

Name:	Branch:
USN/Roll No.:	Sem/Sec.:
Subject:	Subject Code:

Factors affecting the performance of a processor are

- (i) Design of the hardware - The speed with which a computer executes program is affected by the design of its hardware and its machine language instructions. For best performance, it is necessary to design the compiler, the machine instruction set, and the hardware in a coordinated way. The processor time depends on the hardware involved in the execution of individual machine instructions. This hardware comprises the processor and the memory, which are usually connected by a bus.

$$\text{Basic performance eqn. } T = \frac{N \times S}{R}$$

where T = processor time

N = No. of machine language instructions

R = clock rate (in cycle/sec)

S = No. of basic steps to execute instruction

For high performance, reduce T (by reducing N & S , increasing R)

Pipelining

Pipelining & Superscalar operation :-

Pipelining is the overlapping execution of several instructions. This reduces no. of clock cycles we can achieve a higher degree of concurrency. Parallel paths are created. Execution of several instructions in every clock cycle is called superscalar execution.

CISC and RISC :-

RISC: allows simple instructions which requires small no. of basic steps to execute. A program will have more no. of instructions i.e. $N = \text{max}$, $S = \text{min}$.

CISC: Instructions are complex, more no. of basic steps to execute. A program will have less no. of instructions i.e. $N = \text{min}$, $S = \text{max}$

Compiler: Translates high-level language program into a sequence of machine instructions. Optimizing compiler reduces $N \times S$, may rearrange program instructions, may rearrange program instructions to achieve better performance. High quality compiler must be closely linked to processor architecture, they are often designed to work at the same time, with much interaction to achieve best result.

Processor clock: Processor circuits are controlled by a clock. It is a timing signal clock defines regular intervals - clock cycle. To execute a machine instruction the processor divides the actions to be performed into a series of basic steps to be completed in 1 clock cycle. Length P of 1 clock cycle is important for processor performance, whose inverse is the clock rate. $R = P^{-1}$ cycles/sec or million mega-million, $\text{Mega}^{-\text{million}}$

Clock rate: 2 possibilities to increase clock rate (R). Improving IC tech makes logic circuits faster, which reduces time to execute each step. P reduces, R is increased. Secondly, reducing amount of processing also works.

Performance measurement:


Used to evaluate effectiveness of new features, to choose to use programs. Used in marketing process, used in models. It is done Computer to execute benchmark taken to specific performance


SPEC (SPECification Corporation) = Running Time on reference computer / Running Time on test computer

$$= \frac{T}{T_i} \text{ SPEC}_i$$

LOAD G
ADD H
STORE A
LOAD I
ADD Y
STORE B
LOAD, LOAD N
ADD A
STORE N
LOAD B
SUBT O
STORE B
SKPOND 400
JUMP LOOP
LOAD N
SUBT T
STORE T
G, DEC 5
H, DEC 10
I, DEC 5
Y, DEC 10
J, SEC 0
K, SEC 0
L, SEC 1
M, SEC 0

→ Block





Assembly listing for: P2.m3
Assembled: Tue Jan 28 07:15:48 IST 2020

```

0000 1011 | LOAD G
0001 3012 | ADD H
0002 2015 | STORE A
0003 1013 | LOAD I
0004 3014 | ADD Y
0005 2018 | STORE B
0006 1016 | LOAD N
0007 3015 | ADD A
0008 2016 | STORE N
0009 1018 | LOAD B
0010 4017 | SUBT O
0011 2018 | STORE B
0012 8400 | SKIPCOND 400
0013 9006 | JUMP LOOP
0014 .1016 | LOAD N
0015 6000 | OUTPUT
010 7000 | HALT
011 0005 | G
012 0004 | H
013 0005 | I
014 0004 | Y
015 0000 | A
016 0000 | N
017 0001 | O
018 0000 | B

```


Assembly successful.


SYMBOL TABLE

三

Print

Type here to search





Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE
Tutorial-I

Programme: B.E
Course: Computer Organization

Term: Jan to May 2018
Course Code: CS45

Name: ISHA GUPTA	Marks: 10/10	Date: .
USN: 1MS18CS049	Signature of the Faculty:	<i>✓</i> 4/1/20

Activity I: Assembling and disassembling of a computer

Objective: To demonstrate the functional units of a system.

Assembling of a system: A PC computer is a modular type of computer, it can be assembled using hardware components made by different manufacturers, so as to have a custom built computer according to one's specific needs.

Disassembling of a system: When referring to hardware, **disassemble** is the process of breaking down a device into separate parts. A device may be disassembled to help determine a problem, to replace a part, or to take the parts and use them in another device or to sell them individually.

Activity to be performed by students: Identify the different parts of the system including its interconnection. Observe the assembly and disassembly procedure.

Answer the following questions.

1. Write down the detailed procedure to assemble a system.
2. Explain how troubleshooting a system helps to trace and correct the faults in a system
3. List out the procedure to install extra memory card to a system
4. With a diagram explain different cables used to connect function units in a system.
5. Discuss the safety precautions one should take while removing components of a system



MARKS:

Name :	Isha Gupta	Branch:	CSE
USN/Roll No. :	1M918CS049	Sem/Sec:	II / B
Subject :	CO / laboratory	Subject Code:	

- 1) Write down the detailed procedure to assemble a system.

Step 1: Remove side panels on case After removing the case from the panels box, the panels are removed from this case with thumb screws.

Step 2: Insert motherboard - Before settling the board in, the I/O panel faceplate needs to be snapped into the location in the back of the case Once the board is resting in the case, line up the first hole.

Step 3: check clearances Being that the computer includes high performance components, some of them are large enough that clearance can become an issue.

Step 4: Front panel connections - Attach the connectors for the buttons, lights, USB ports and audio connections.

Step 5: Install power supply - Cables that are needed are plugged into the unit.

Step 6: Power motherboard - The largest motherboard power cable is to be connected.

Step 7: Installing Optical drive - The optical drive for the computer is a DVD/CD read/write combo.

Step 8: Installing the hard drives. Components uses 4 drives, 2 in raid and rest for a main drive and miscellaneous storage.

Step 9: Connect cables - Connect the cables to the hard drives and optical drives. The cables are

keyed so they only flow in one direction into the board

Step 10: Installing RAM - The slots are keyed as are the RAM sticks, so make sure the notch is lined up.

Step 11: Install graphic cards and onpa cards. The network card and audio card for the computer are connected into the slots below the graphics card.

Step 12: Cable management - Organising and hiding cables for high airflow and security / safety.

(Q) Explain how troubleshooting a system helps to trace and correct the faults in the system.

Ans) Troubleshooting is a form of problem solving often applied to repair failed products or processes on a machine or a system. It is a logical, systematic search for the source of a problem in order to solve it and make the product or process operational again. Troubleshooting is needed to identify the symptoms. Determining the most likely cause is a process of eliminating potential causes of a problem. Finally, troubleshooting requires confirmation that the solution restored the product or process to its working.

Step 1: Identify the problem.

Step 2: Establish a theory of probable cause

Step 3: Test the theory to determine cause

Step 4: Establish a plan of action to resolve the problem and implement the solution.

Step 5: Verify full system functionality and if applicable implement preventive measures.

Data Sheet



MARKS :

Name :		Branch:	
USN/Roll No. :		Sem/Sec:	
Subject :		Subject Code:	

Step 6:- Document findings, actions and outcomes
List out the procedure to install extra memory card to a system.

Step 1: Disconnect the power cable from the system and if needed, unplug other back-panel cables so that you can safely turn your system on to its side.

Step 2: Remove the side panel to give you full access to the interior and locate the RAM slots. They're most commonly found next to the processor and its cooler. If there's already RAM in your system, eject it by pressing firmly on the tabs on the motherboard at either end of the slot. The memory sticks will pop out and you can remove them gently.

Step 3: To install the new RAM, line up the notches in the bottom of the sticks with gaps in the slot on the motherboard. Make sure the wings at either end of the slot are pushed back, so that they are tilted away from the RAM. As it does, the wings will clamp in and hold the memory securely.


Step 4: Once the sticks have clicked into place, confirm that the wing clips are locked in to hold the sticks firmly in their slots and then close the PC back up. Plug all the cables back in and try to boot the system.

4) With a neat diagram, explain different cables used to connect functional units in a system.

Ans)

1. VGA cable: Also known as D-sub cable, also video cable. Connect one end to computer monitor, television. Connect other end to VGA port on computer.
2. DVI cable: Connect one end to computer monitor. Connect other end to DVI port on computer.
3. HDMI cable: Connect one end to computer monitor, television. Connect other end to HDMI port on computer.
4. PS/2 cable: Connect one end to PS/2 keyboard or PS/2 mouse. Connect other end to PS/2 port on computer. Purple PS/2 port: keyboard. Green PS/2 port: mouse.
5. Ethernet cable: Connect one end to router. Connect other end to ethernet network switch. Connect other end to ethernet port on computer.
6. USB cable: Connect one end to USB device. Connect other end to USB ports on computer.
7. Computer Power Cord (kettle plug): Connect one end to AC power socket. Connect other end to power supply unit, computer monitor.

1) VGA cable



2) DVI cable



3) HDMI cable



4) PS/2 cable



5) Ethernet cable



6) USB cable



7) Computer power cord (Kettle Plug)



Discuss the safety precautions one should take while removing components of a system.

- And A few warnings and reminders before you start disassembling your computer tower. Keep both our unit and ourself safe.
- 1) Fully shut down and unplug the computer before you make any attempts to disassemble the tower.
 - 2) Take off any metal objects on your arms or fingers such as bracelets, rings or watches. Even if your unit is unplugged, there may still be some remaining electric charge.
 - 3) Make sure your hands are completely dry to avoid damaging any mechanical parts as well as to avoid electrocution.
 - 4) Work in a cool area to avoid perspiration for the same person as seen in the previous number.
 - 5) Before touching any part within the tower, put your hands against another metal surface to remove static charge, which may damage sensitive devices.
 - 6) Prepare a place to keep any screws you may remove. A container or piece of paper with labels for each part is ideal to avoid confusion between the similar looking screws.

Handle all parts with care. Place each piece you remove carefully down onto a stable surface.

If a component does not come out easily,
do not forcefully remove it.

Be careful when handling the motherboard.


Never attempt to remove the paper source, a box attached to the side or bottom of the unit to which all the cables are connected.

When removing any cables, wires or ribbons make sure to grasp the wire at its base or head to keep it from breaking.

Be careful not to drop any small parts into unreachable areas such as into the computer fan or disk drive.

Take note that the three most damaging things to a computer are moisture, shock & dust.





ASSEMBLY LISTING FOR: add.mas
Assembled: Tue Jan 28 06:33:35 IST 2020

	LOAD X	ADD Y	STORE Z	HALT
0000 10004	1			
0001 30005		1		
0002 20006			1	
0003 7000				1
0004 0005			X	
0005 0005			Y	
0006 0000			Z	

Assembly successful.


SYMBOL TABLE


Symbol	Defined	References
x	1	004
y	1	005
z	1	006


Print

 Type here to search

Close







Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Tutorial -III

Programme: B.E

Term: Jan to May 2020

Course: Computer Organization Course Code: CS45

Name: Ishan Gupta	Marks: 10 /10	Date: 11/ Feb/ 2020
USN: IMS18CS049	Signature of the Faculty:	

Objective: To simulate ARM Instruction set using ARMSim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to perform basic arithmetic operations.
- 2) Write an ARM program to demonstrate the working of load and store instructions.
- 3) Write an ARM program to evaluate expression $f=(g+h)-(i+j)$
- 4) Write an ARM program to find the sum of all elements of an array.
- 5) Write an ARM program to find the factorial of a number.



Data Sheet

MARKS :

Name :	Isha Gupta	Branch:	CSE
USN/Roll No. :	1MS10 CS049	Sem/Sec.:	II / B
Subject:	CO Lab	Subject Code:	

① MOV R5, #10

MOV R6, #20

ADD R7, R6, R5

MUL R8, R5, R6

SUB R9, R6, R5

SWI 0x11

② MOV R1, #0x000 00030

MOV R3, #0

MOV R4, #50

STR R4, [R1, R3]

LDR R5, [R1, R3]

SWI 0x11

③ MOV R1, #20

MOV R2, #30

ADD R3, R1, R2

```
MOV R4, #90  
MOV R5, #50  
ADD R6, R4, R5  
SUB R7, R3, R6  
SWI 0x11
```

⑤

```
MOV R0, #3  
MOV R1, R0  
MOV R2, #1  
MOV R3, #1
```

FACT

```
MUL R2, R1, R2  
SUB R1, R1, R3  
CMP R1, #1  
BGE FACT  
SWI 0x11
```

⑥

```
MOV R0, #5  
LDR R1, =array  
loop LDR R2, [R1], #4  
ADD R3, R3, R2  
SUB R0, R0, #1  
CMP R0, #0  
BNE loop  
array DCD 0x0000 0001, 0x0000 0002,  
        0x0000 0003, 0x0000 0004,  
        0x0000 0005  
SWI 0x11
```

ARM Simulator - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

Run Stop Break

P1.s

General Purpose Floating-point
Hexadecimal
Unsigned Decimal
Signed Decimal

Type here to search

R0 :0
R1 :0
R2 :0
R3 :0
R4 :0
R5 :10
R6 :20
R7 :30
R8 :200
R9 :10
R10 (g1) :0
R11 (fp) :0
R12 (ip) :0
R13 (sp) :17408
R14 (lr) :0
R15 (pc) :20

OutputWindow

Console Stdin/Stdout/Stderr

WatchView

MemoryView

Registers

CPSR Register

Negative (N) :0

Zero (Z) :0

Carry (C) :0

Overflow (V) :0

IRQ Disable :1

FIQ Disable :1

Thumb (T) :0

CPU Mode :System

0x000000df

00000000:23A0000A MOV R5, #10
00000004:23A00014 MOV R6, #20
00000008:20867005 ADD R7, R6, R5
0000000C:200080635 MUL R8, R5, R6
00000010:204690005 SUB R9, R6, R5
00000014:2F000011 SWI Orrl

Word Size
32Bit


16Bit


8Bit


3Bit


Loading assembly language file C:\Users\DELL\Documents\P1.s

Scanned by CamScanner









**Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)**

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2019

Course Code: CS45

Activity IV: Executing ARM programs using ARMsim simulator.

Name: <i>Jisha Gupta</i>	Marks: /10	Date: 18/02/2020
USN: 1MS18CS049	Signature of the Faculty:	

Objective: To simulate ARM Instruction set using ARMsim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to generate Fibonacci Series.
- 2) Write an ARM to search an element in an array and print Y if found and print N if not found.
- 3) Write an ARM program to find the length of a string and copying one string to another.



MARKS :

Name :	Gelha Gupta	Branch:	CSE
USN/Roll No. :	IMS18CS0499	Sem/Sec:	IV / B
Subject :	CO Laboratory	Subject Code:	

```
mov r0, #0
mov r1, #1
Mov R2, #5
MOV R3, #0
LDR R4, =0x00002000
MOV R5, #0
LOOP : STR R0, [R4, R5]
        ADD R6, R0, R1
        MOV R0, R1
        MOV R1, R6
        ADD R5, R5, #4
        ADD R3, R3, #1
        CMP R3, R2
        BLT LOOP
SWI 0x11
```

2)

```
MOV R0, #4
MOV R4, #'n'
MOV R1, #25
LDR R0, & = 0x00002000
MOV R5, #4
LOOP: LDR R2, [R0, R5]
      SUB R0, R0, #1
      ADD R5, R5, #4
      CMP R1, R2
      BEQ printy
      CMP R0, #0
      BEQ printn
      BNE Loop
```

```
printn: STR R4, [R0]
        LDR R0, [R0]
        SWI 0x00
        B END
```

```
printy: STR R3, [R0]
        LDR R0, [R0]
        SWI 0x00
```

```
end: SWI 0x11
```

)
• equ SWI-Open, 0x66
• equ SWI-Close, 0x68
• equ SWI-Print, 0x6b
• equ SWI-RdInt, 0x6c
• equ Stdout, 1
• equ SWI-PrStr, 0x69
• equ SWI-Exit, 0x11
• global -start
.text

-start:

ldr r0, =fileName
mov r1, #0
swi SWI-Open
bcs Exit
mov ~~r9~~ r9, r10
mov r5, #0

loopstart:

mov r5, #~~start~~ Stdout
mov r0, r9
r8, =Array
ldr afterloop
bcs r0, [r8, r5]
add r5, r5, #4
add r1, r0
mov r0, #Stdout
swi SWI-Print
mov r4, r4, #1
add r1, =Newline
ldr

Smi & SWI - PrStr
bal loopstart

afterloop:

mov r5, #20
loop:
 ldr r2, [r8, r5]
 sub r4, r4, #1
 sub r5, r5, #4
 mov r1, r2
 mov r0, #Stdout
 smi SWI - Print
 ldr r1, = NewLine
 smi SWI - PrStr
 cmp r4, #0
 beq end
 bne loop

end:
 mov r0, r9
 smi SWI - Close

Exit:

smi SWI Exit


Registers View	
General Purpose / Floating Point	
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0 10000000	0000000000000000
R1 1FFFFFFE	4333333333333333
R2 10000002a	1000000000000000
R3 100004dd	1000000000000000
R4 100000368	1000000000000000
R5 100000000	1000000000000000
R6 100000000	1000000000000000
R7 100000000	1000000000000000
R8 :FFFFFFE0	1000000000000000
R9 100000000	1000000000000000
R10 (=R1) 100000000	1000000000000000
R11 (=P) 100000000	1000000000000000
R12 (=IP) 100000000	1000000000000000
R13 (=P) 1000003400	1000000000000000
R14 (=LR) 100000000	1000000000000000
R15 (=Po) 100001400	1000000000000000
-----	-----
CPSR Registers	
Negative (N):1	
Carry (Z):1	
Carry (C):1	
Overflow (V):0	
IRQ Disable:1	
IRQ Disable:1	
Fraction (F):0	
FPU Mode:1	
-----	-----
0x40000064f	0x40000064f

Registers View	
General Purpose / Floating Point	
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0 00000000	0000000000000000
R1 00000000	0000000000000000
R2 00000000	0000000000000000
R3 00000000	0000000000000000
R4 00000000	0000000000000000
R5 00000000	0000000000000000
R6 00000000	0000000000000000
R7 00000000	0000000000000000
R8 00000000	0000000000000000
R9 00000000	0000000000000000
R10 00000000	0000000000000000
R11 00000000	0000000000000000
R12 00000000	0000000000000000
R13 00000000	0000000000000000
R14 00000000	0000000000000000
R15 00000000	0000000000000000
-----	-----
CPSR Registers	
Negative (N):1	
Carry (Z):1	
Carry (C):1	
Overflow (V):0	
IRQ Disable:1	
IRQ Disable:1	
Fraction (F):0	
FPU Mode:1	
-----	-----
0x40000064f	0x40000064f

Registers View	
General Purpose / Floating Point	
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0 00000000	0000000000000000
R1 00000000	0000000000000000
R2 00000000	0000000000000000
R3 00000000	0000000000000000
R4 00000000	0000000000000000
R5 00000000	0000000000000000
R6 00000000	0000000000000000
R7 00000000	0000000000000000
R8 00000000	0000000000000000
R9 00000000	0000000000000000
R10 00000000	0000000000000000
R11 00000000	0000000000000000
R12 00000000	0000000000000000
R13 00000000	0000000000000000
R14 00000000	0000000000000000
R15 00000000	0000000000000000
-----	-----
CPSR Registers	
Negative (N):1	
Carry (Z):1	
Carry (C):1	
Overflow (V):0	
IRQ Disable:1	
IRQ Disable:1	
Fraction (F):0	
FPU Mode:1	
-----	-----
0x40000064f	0x40000064f

00001000	000003FB	00000000	0000002A	K7B02001	X2B11004	M2A02001	M7B0202A	M1A02001	M1A03001
00001030	87904001	81540003	0A000003	K2411004	H3510000	AAY77779	M4000000	M1A02001	S1010101
00001060	81010101	01010101	01010101	01010101	01010101	01010101	01010101	01010101	S1010101
00001090	81010101	01010101	01010101	01010101	01010101	01010101	01010101	01010101	S1010101

00001000	000003FB	00000000	0000002A	K7B02001	X2B11004	M2A02001	M7B0202A	M1A02001	M1A03001
00001030	87904001	81540003	0A000003	K2411004	H3510000	AAY77779	M4000000	M1A02001	S1010101
00001060	81010101	01010101	01010101	01010101	01010101	01010101	01010101	01010101	S1010101
00001090	81010101	01010101	01010101	01010101	01010101	01010101	01010101	01010101	S1010101



**Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)**

Department of CSE

**Programme: B.E
Course: Computer Organization**

**Term: Jan to May 2019
Course Code: CS45**

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Isha Gupta	Marks: /10	Date:
USN:1MS18CS049	Signature of the Faculty:	

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.



Activity to be performed by students:

List out the steps in designing ALU

I) List out the steps in designing ALU.

- (i) Add the 2 i/p pins, name them A and B.
- (ii) Add or, and, ex-or, nor gates and a 1-bit address.
- (iii) Convert the A's and B's of all the gates to their respective pins.
- (iv) Add an output pin and name it Result.
- (v) Add a 1-bit multiplier with 3-select bits.
- (vi) Connect outputs of all the gates to the mux.
- (vii) Connect 3-bit input pin to mux.
- (viii) Add i/P pin to Cin, output pin to Cout.
- (ix) Add an ex-or gate. Connect its o/p to Cout. The first i/P must be connected to B and second to another i/P pin sub.
- (x) Add another i/P and name it less. Connect it to the mux.
- (xi) Add an output pin and name it Set, connect it to the o/p of adder unit.

Snapshots.



**Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)**

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name:Isha Gupta	Marks: /10	Date:
USN:1MS18CS049	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:

List out the steps in designing memory system

i) List out the steps in designing memory system.

- (i) Add a RAM with separate load and store selected.
- (ii) Add a counter and connect Q to A of the RAM.
- (iii) Add a controller buffer and connect its O/P to the RAM.
- (iv) Add a clock and connect to the i/p of the buffer.
- (v) Add a TTY unit with 32 rows and columns. Make the connections with RAM.
- (vi) Add a 7-bit random number generator, connect Q to D.
- (vii) Add another controlled buffer, connect to TTY.
Also add an i/p pin to the buffer.
- (viii) Connect the output of the second buffer to the counter.
- (ix) Connect a button to the counter.

Snapshots :



**Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)**

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Isha Gupta	Marks: /10	Date:
USN:1MS18CS049	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:

With diagram demonstrate the execution of the following instructions using pipelining technique.

lw \$10,20(\$1)

sub \$11, 42, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)

add \$14, \$5, \$6

Co-Lab 7

Name: Ishita Gupta
USN: IMS18CS049
Sem: 4 'B'

Time (in clock cycles)
cc1 cc2 cc3 cc4 cc5 cc6 cc7 cc8 cc9


Program execution
order
(in instruction)

lw \$10,20(\$1)
sub \$11,\$2,\$3
add \$12,\$3,\$4

lw \$13,24(\$1)

add \$14,\$5,\$6

Instruction fetch	Instruction decode	Execution	Data access	Write back
Instruction fetch	Instruction decode	Data access	Data access	Write back
Instruction fetch	Instruction decode	Execution	Data access	Write back
Instruction fetch	Instruction decode	Execution	Data access	Write back
Instruction fetch	Instruction decode	Execution	Data access	Write back



Snapshots:

