


Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE
Tutorial-1

Programme: B.E
Course: Computer Organization

Term: Jan to May 2018

Course Code: CS45

Name: Keerthana Ningaraju	Marks: 10/10	Date: 21/01/2020
USN: IMS18CS059	Signature of the Faculty:	

Activity I: Assembling and disassembling of a computer

Objective: To demonstrate the functional units of a system.

Assembling of a system: A PC computer is a modular type of computer, it can be assembled using hardware components made by different manufacturers, so as to have a custom built computer according to one's specific needs.

Disassembling of a system: When referring to hardware, **disassemble** is the process of breaking down a device into separate parts. A device may be disassembled to help determine a problem, to replace a part, or to take the parts and use them in another device or to sell them individually.

Activity to be performed by students: Identify the different parts of the system including its interconnection. Observe the assembly and disassembly procedure.

Answer the following questions.

1. Write down the detailed procedure to assemble a system.
2. Explain how troubleshooting a system helps to trace and correct the faults in a system
3. List out the procedure to install extra memory card to a system
4. With a diagram explain different cables used to connect function units in a system.
5. Discuss the safety precautions one should take while removing components of a system



MARKS :

Name :	Keerthana Ningaraju	Branch:	CSE
USN/Roll No. :	IMS18PLS059	Sem/Sec:	IV 'B'
Subject :	Computer Organization Lab	Subject Code:	

→ Write down the detailed procedure to assemble a system.

- Step 1: Remove side panels on case. After removing the case from the box. The panels removed from the case with thumb screws.
- Step 2: Insert motherboard - Before actuating the board in, the I/O panel faceplate needs to be snapped into the location in the back of the case, into the location. Once the board is resting in the case, line up the first hole.
- Step 3: Check clearances - Being that the computer includes high performance components, some of them are large enough that clearance can become an issue.
- Step 4: Front Panel Connections - Attach the connections for the buttons, lights, USB ports and audio communication.
- Step 5: Install Power Supply - Cables that are needed are plugged into the unit.
- Step 6: Power motherboard - The largest motherboard power cable is to be connected.
- Step 7: Installing Optical Drive - The optical drive for the computer is a DVD/CD read/write combo.
- Step 8: Installing the Hard drives - Computer uses 4 drives, two in raid and the rest for a main drive and miscellaneous storage.
- Step 9: Connect Cables - Connect the cables the hard drives and optical drives. The cables are keyed so they will only be in one direction into the board.
- Step 10: Installing RAM - The slots are keyed as are the RAM sticks, so make sure the notch is lined up.

Step 11: Install graphics cards and expand cards - the network card and audio card for the computer and connect into the slots below the graphics card.

Step 12: Cable Management - Organization and hiding cables for high airflow and security / safety

Q. Explain how troubleshooting a system helps to trace and correct the faults in the system.

A. Troubleshooting is a form of problem solving often applied to repair failed products or processes on a machine or a system. It is a logical, systematic search for the source of a problem in order to solve it and make the product or process operational again. Troubleshooting is needed to identify the symptoms. Determining the most likely cause is a process of elimination. Eliminating potential causes of a problem. Finally, troubleshooting requires confirmation that the solution restores the product or process to its working.

Step 1: Identify the problem.

Step 2: Establish a theory of probable cause

Step 3: Test the theory to determine cause.

Step 4: Establish a plan of action to resolve the problem and implement the solution

Step 5: Verify the full system functionality and if applicable implement preventive measure.

Step 6: Document findings, actions and outcomes.

3. List out the procedure to install extra memory card to a system.

A. Step 1: Disconnect the power cable from the system and if needed, unplug other back-panel cables so that you can

apply turn your system on to its side

Step 2: remove the side panel to give you full access to the interior and locate the RAM access to the interior and locate the RAM slots. They're most commonly found next to the processor and its cooler. If there's already RAM in your system, eject it by pressing firmly on the tabs on the motherboard at either end of the slots.

Step 3: To install the new RAM, line up the notches in the bottom of the sticks with the gaps in the slot on the motherboard. make sure the wings at either end of the slots are pushed back, so that they are tilted away from the RAM. As it does the wings will clamp in and hold the memory securely

Step 4: Once the sticks have clicked into it confirm that the wing clips are locked in to hold the sticks firmly in their slots and then close the PC back up. Plug all the cables back in and try to boot the system.

4. With a neat diagram explain different ~~and~~ cables used to connect functional units in a system

A. 1. VGA Cable:

Also known as D-sub cable, analog video cable. Connect one end to computer monitor, television. Connect other end to VGA port on computer.

2. DVI Cable:

Connect one end to computer monitor. Connect other end to DVI port on computer.

3. HDMI Cable:

Connect one end to computer monitor, television. Connect other

end to computer monitor, television. Connect other end to HDMI port on computer.


4. PS/2 cable:- connect one end to PS/2 keyboard, PS/2 mouse. Connect other end to PS/2 ports on computer. Purpose PS/2 port: keyboard. Green PS/2 port: mouse.

5. Ethernet cable:- connect one end to router, network switch. Connect other end to ethernet port on computer.

6. USB cable:- connect one end to USB drive device. Connect other end to USB ports on computer.

7. Computer Power cord (Kettle plug): Connect one end to AC power socket. Connect other end to power supply unit, computer & monitor.

Diagram:




1) VGA cable




2) DVI cable



3) HDMI cable




6) PS/2 cable



4) Ethernet cable

5) USB cable



7) Computer Power cord (Kettle Plug)



MARKS:

Name :	Karthana Ningaraju	Branch:	CSE
USN/Roll No. :	1MS18CS059	Sem/Sec:	IV 'B'
Subject :	CO Lab	Subject Code:	

5. Discuss the safety precautions one should take while removing components of a system.
- A. A few warnings and reminder before you start disassembling your computer tower to keep both your unit and yourself safe:
1. Fully shutdown and unplug the computer before you make any attempts to disassemble the tower.
 2. Take off any metal objects, on your arms or rings such as bracelets, rings or watches.
 3. Make sure your hands are completely dry to avoid damaging any mechanical parts as well as to avoid electrocution.
 4. Wear in cool areas to avoid perspiration for the same reason as given in the previous number.
 5. Before touching any part within the tower, put your hands against another metal surface to remove static charge, which may damage sensitive devices.
 6. Prepare a place to keep any screws you may remove. A container or piece of paper with labels for each part is ideal to avoid confusion between the similar-looking screws.
 7. Handle all parts with care. Place each piece you remove carefully down onto a stable surface.
 8. If a component does not come out easily, do not forcefully remove it.
 9. Be careful when handling the motherboard.

10. Never attempt to remove the power source, a box attached to the side or bottom of the unit to which all cables are connected.
11. When removing any cables, wires or ribbons make sure to grasp the wire at the base or lead to keep it from breaking.
12. Be careful not to drop any small parts into unreachable areas such as into the computer fan or disk drive.
13. Take note that the three most damaging things to a computer are moisture, shock and dust.

Tutorial -II

Programme: B.E
Course: Computer Organization

Term: Jan to May 2020
Course Code: CS45

Name: Keerthana Ningaraju
USN: 1M818CS059

Marks: 10/10

Date: 28/01/2020

Signature of the Faculty:

Dr. Jayaram


Activity II: Demonstrating Datapath and instruction execution stages using MarieSim Simulator

Objective: To simulate inter communication between CPU and memory.

Simulator Description: MarieSim is a computer architecture simulator based on the MARIE architecture. It provides users with interactive tools and simulations to help them deepen their understanding of the operation of a simple computer. One can observe how assembly language statements affect the registers and memory of a computer system.

Activity to be performed by students:

1. Draw the interconnection between memory and a processor.



2. List out the steps required to execute an instruction.
3. Write and execute assembly language program to compute
 - i) $f=(g+h)*(i+y)$
 - ii) $d=b^2-4ac$
4. Describe the factors affecting the performance of a processor

3. Results and Snapshots:

2. List out the steps required to execute an instruction

- Soln. 6 steps:
- (i) Fetch instruction
 - (ii) Decode instruction
 - (iii) Perform ALU operation
 - (iv) Access memory
 - (v) Update register file
 - (vi) update program counter

3 (i) LOAD C

ADD H

STORE A

LOAD I

ADD Y

STORE B

loop, LOAD A

ADD F

STORE F

LOAD B

SUBT one

STORE B

Skipcond 400

JUMP loop

LOAD F

OUTPUT

HALT

G, DEC 7

H, DEC 3

Y, DEC 1

E, DEC 4

A, DEC 0

B, DEC 0

F, DEC 0

one, DEC 1

(ii) ~~LOAD~~

loop, LOAD B X

ADD B

STORE B

LOAD D

SUBT one

STORE D

SKIPCOND 400

JUMP loop

loop, LOAD Y

ADD C

STORE C

LOAD F

SUBT one

STORE F

SKIPCOND 400

JUMP loop

loop, LOAD Z

ADD C

STORE C

LOAD A

SUBT one

STORE A

SKIPCOND 400

JUMP loop

LOAD B

SUBT C

STORE AND

LOAD AND

OUTPUT

HALT

A, DEC 10

B, DEC 8

C, DEC 2

F, DEC 4

one, DEC 1

D, DEC 8

X, DEC 0

Y, DEC 0

Z, DEC 0

A 0A01 (1) S

H 0B1

A 38012

I 0A01

Y 0CA

G 3A012

A 9A03 , 9B1

Z 0CA

749012

G 8A03

3A0 7B02

G 8A03C

0CA 00000000

000 000000

A 9A03

T0T0D

T1AH

F3A0 (D)

8000 H

1030 X

4220 , 1

0 300 , 1

0 320 , 8

0 330 , 2

1300 END



MARKS :

Name :	Karthika Nengaraju	Branch:	CSE
USN/Roll No. :	1MS18CS059	Sem/Sec:	IV 'B'
Subject :	CO Lab	Subject Code:	

4.(i) Processor clock : Processor circuits are controlled by a clock. It is a clock signal which defines regular intervals - clock cycles to execute a machine instruction, the processor divides the action to be performed into a series of steps, each completed in 1 clock cycle. Length P of 1 clock cycle is important for processor performance, whose inverse is called the clock rate $R = 1/P$ cycles/sec is called Hertz, mega-millions, Giga-billions.

(ii) Basic Performance Eqn : $T = \frac{N \times S}{R}$ where N is no of ^{machine} language instructions, R = clock rate (in cycles/sec), S = no of basic steps to execute 1 instruction, T = processor time
for high performance, reduce T (by reducing N and S , increasing R)

(iii) Pipelining and superscalar operation: Pipelining is the overlapping execution of several instructions. This reduces no of clock cycles, we can achieve a higher degree of concurrency. Parallel paths are created. Execution of several instructions in every clock cycle is called superscalar execution.

(iv) clock rate: 2 possibilities to increase clock rate (improving IC tech, makes logic circuits faster, which reduce time to execute each step. Produces, R is increased. Secondly reducing amount of processing also works)

(v) CISC and RISC

RISC Allows simple instructions which requires small number of basic steps to execute. A program will have more no of instructions i.e $N = \text{max}$, $S = \text{min}$.

CISC Instructions are complex, number of basic steps to execute are more. A program will have less no of instructions i.e $N = \text{min}$, $S = \text{max}$

(vi) Compiler

translates high-level language into a sequence of machine instruction. Optimizes compiler reduces $N \times S$, may rearrange program instructions to achieve better performance. High-quality compiler must be closely linked to processor architecture, they are often designed at the same time, with much interaction to achieve best results.

(vii) Performance measurements:

Used to evaluate effectiveness of new features used in marketing process, to choose computer models. It is done using time factor taken to execute benchmarked programs SPEC_A. specific per

specific Performance evaluation corporation

$$= \frac{\text{Running time on reference computer}}{\text{Running time on test computer}}$$

$$= \left(\prod_{i=1}^n \text{SPEC}_i \right)^{1/n}$$

Output


label	opcode	operand	hex
000	LOAD	X	1004
001	ADD	Y	3005
002	STORE	Z	2006
003	HALT		7000
004	X	DEC	5
005	Y	DEC	5
006	Z	DEC	0
			PC 004 (Hex)
			INPUT ASCII
			OUTPUT ASCII

+0	+1	+2	+3	+4	+5	+6	+7	+8	+9	+A	+B	+C	+D	+E	+F
000	1004	3005	2006	7000	0005	0005	000A	0000	0000	0000	0000	0000	0000	0000	0000
010	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
020	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
030	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
040	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
050	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
060	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
070	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
080	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000

Machine halted normally.

■ MARIE Data Path Simulator

File Run Step Set Speed! Set Fast Fetch On Help



Control Unit

Machine halted normally.

Main Memory

label	opcode	operand	hex
LOAD	X	1004	1004
ADD	Y	3005	3005
STORE	Z	2006	2006
HALT		7000	7000
X	DEC	5	0005
Y	DEC	5	0005
Z	DEC	0	0000

Machine halted normally.

Trace	IR	OUT	IN	AC	MBR	PC	MAR
Print	2006	0000	0000	000A	0005	002	002
	2006	0000	0000	000A	0005	003	002
	2006	0000	0000	000A	0005	003	006
	2006	0000	0000	000A	000A	003	006
Input	2006	0000	0000	000A	000A	003	006
	7000	0000	0000	000A	000A	003	003
Hex	7000	0000	0000	000A	000A	004	003

Machine halted normally.

Assembly Listing for Ex2.mas

Assembly listing for: Ex2.mas
Assembled: Tue Jan 28 07:13:08 IST 2020

```
000 1011 | LOAD G
001 3012 | ADD H
002 2015 | STORE A
003 1014 | LOAD I
004 3013 | ADD Y
005 2016 | STORE B
006 1015 | Loop LOAD A
007 3017 | ADD F
008 2017 | STORE E
009 1016 | LOAD B
00A 4018 | SUBT one
00B 2016 | STORE B
00C 8400 | SKIPCOND 400
00D 9006 | JUMP loop
00E 1017 | LOAD F
00F 6000 | OUTPUT
010 7000 | HALT
011 0007 | G DEC 7
012 0003 | H DEC 3
013 0001 | Y DEC 1
014 0004 | I DEC 4
015 0000 | A DEC 0
016 0000 | B DEC 0
017 0000 | F DEC 0
018 0001 | one DEC 1
```

Assembly successful.

SYMBOL TABLE

Type here to search



07:15 AM
28-01-2020

Assembly Listing for Ex1.mas

Assembly listing for: Ex1.mas
Assembled: Tue Jan 28 06:37:31 IST 2020

```
000 1004 | LOAD X
001 3005 | ADD Y
002 2006 | STORE Z
003 7000 | HALF
004 0005 | X DEC 5
005 0005 | Y DEC 5
006 0000 | Z DEC 0
```

Assembly successful.

SYMBOL TABLE

Symbol | Defined | References

X		004	000
Y		005	001
Z		006	002

Print


Type here to search

Close

Print Close 06:40 AM 28-01-2020

MARIE Data Path Simulator

File Stop Step Set Speed Set Fast Fetch On Help



Control Unit

(Fetch cycle) MAR <-- PC

label	opcode	operand	hex
000	LOAD	G	1011
001	ADD	H	3012
002	STORE	A	2015
003	LOAD	I	1013
004	ADD	Y	3014
005	STORE	B	2018
006	LOOP	LOAD	N
007	ADD	A	3015
008	STORE	N	2016

Trace Print
Input Hex ▶

IR OUT IN AC HBR PC MAR
IR OUT IN AC MBR PC MAR
0000 0000 0000 0000 0000 0000 0000

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE

Tutorial -III

Programme: B.E

Term: Jan to May 2020

Course: Computer Organization Course Code: CS45

Name: Keerthana Mingaraju	Marks: 19/10	Date: 04/02/2020
USN: 1MS18CS059	Signature of the Faculty:	OD 11/2/2020

Objective: To simulate ARM Instruction set using ARMsim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to perform basic arithmetic operations.
- 2) Write an ARM program to demonstrate the working of load and store instructions.
- 3) Write an ARM program to evaluate expression $f=(g+h)-(i+j)$
- 4) Write an ARM program to find the sum of all elements of an array.
- 5) Write an ARM program to find the factorial of a number.

Programs and the snapshots:

Basic Arithmetic operations

(i) mov R5, #10
mov R6, #20
ADD R7, R6, R5
MUL R8, R6, R5
SUB R9, R6, R5

SWI 0X11

(ii) *load and store*
mov R0, #10
mov R2, #0x00000040
STR R0, [R2, #0]
LDR R3, [R2, #0]
ADD R4, R0, R3

SWI 0X11

(iii) $f = (g+h)-(i+j)$
mov R1, #20
mov R2, #30
ADD R3, R1, R2
mov R4, #40
mov R5, #50
ADD R6, R4, R5
SUB R7, R3, R6

SWI 0X11

(iv) factorial

mov R0, #3
mov R1, R0
mov R2, #1
mov R3, #1
fact:
 mul R2, R1, R2
 sub R1, R1, R3
 cmp R1, #1
 bge fact

swi 0X11

ARMsim - The ARM Simulator Dept of Computer Science

File View Cache Debug Watch Help

RegistersView G Step In/Out Floating Point
Hexadecimal Unsigned Decimal

Signed Decimal

R0	:0
R1	:0
R2	:0
R3	:0
R4	:0
R5	:10
R6	:20
R7	:30
R8	:0
R9	:0
R10(sp):0	
R11(fp):0	
R12(ip):0	
R13(sp):17408	
R14(lr):0	
R15(pc):12	

MemoryView@

CPSR Register	
Negative(N):0	
Zero(Z):0	
Carry(C):0	
Overflow(V):0	
IRQ Disable:1	
FIQ Disable:1	
Thumb(T):0	
CPU Mode:System	

0x000000df

Type here to search

OutputView

WatchView



03:33 PM
06-02-2020

StackView

RegistersView G Step In/Out Floating Point
Hexadecimal Unsigned Decimal

Instruction: EADDWDA
Address: 0000000C
PC: 0000000C : EFB00011 SWI 0x11

Word Size 8Bit 16Bit 32Bit

00000000	0A 50 A0 E3 14 60 A0 E3 06 70 85 E0 11 00 00	FP 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81	P Å... Ä.P Å... Ä.
0000001B	81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81	81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81
00000036	81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81	81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81
00000051	81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81	81 81 81 81 81 81 81 81 81 81 81 81 81 81 81 81

OutputView
Console Stdin/Stdout/Stderr
Execution starting ...
Execution ending, Instruction Count:0 Elapsed Time:00:00:00

ARMsim - The ARM Simulator Dept. of Computer Science

File View Cache Debug Watch Help

RegistersView

General Purpose Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 :10

R1 :0

R2 :64

R3 :10

R4 :20

R5 :0

R6 :0

R7 :0

R8 :0

R9 :0

R10(s1) :0

R11(fp) :0

R12(ip) :0

R13(sp) :17408

R14(lr) :0

R15(pc) :20

MemoryView

q x

0x00000014

CPSR Register

Negative(N) :0

Zero(Z) :0

Carry(C) :0

Overflow(V) :0

IRQ Disable:1

FIQ Disable:1

Thumb(T) :0

CPU Mode :System

0x000000df

Execution ending, Instruction Count:0 Elapsed Time:00:00:00.0156284
Instructions per second:0

q x

WordSize

8Bit

16Bit

32Bit

```

00000014 EF000011 81818181 81818181 81818181 81818181 81818181 81818181
00000040 0000000A 81818181 81818181 81818181 81818181 81818181 81818181
0000006C 81818181 81818181 81818181 81818181 81818181 81818181 81818181
00000098 81818181 81818181 81818181 81818181 81818181 81818181 81818181

```

q x

OutputView

Console Stdin/Stdout/Stderr

q x

WatchView

Type here to search

OutputView

WatchView

q x

2

03:32 PM

06-02-2020

RegistersView	
	P6.S
General Purpose	Floating Point
Hexadecimal	
Unsigned Decimal	
Signed Decimal	
R0 : 0	00000001C:EF000011 SWI 0x11
R1 : 20	
R2 : 30	
R3 : 50	
R4 : 40	
R5 : 50	
R6 : 90	
R7 : -40	
R8 : 0	
R9 : 0	
R10 (s1) : 0	
R11 (fp) : 0	
R12 (ip) : 0	
R13 (sp) : 17448	
R14 (lr) : 0	
R15 (pc) : 28	

 CPSR register
 Negative(N) : 0
 zero(Z) : 0
 Carry(C) : 0
 Overflow(V) : 0
 IRQ Disable:1
 FIQ Disable:1
 Thumb(T) : 0
 CPU Mode : System
 0x000000df

OutputView
 Console Stdin/Stdout/Stderr
 Execution starting ...
 Execution ending, Instruction Count:0 Elapsed Time:00:00:00

Type here to search
 ↴

OutputView WatchView



ARMsim - The ARM Simulator Dept of Computer Science

File View Cache Debug Watch Help



P1.s

General Purpose Floating

Hexadecimal

Unsigned Decimal

Signed Decimal

R0 : 0

R1 : 0

R2 : 0

R3 : 0

R4 : 0

R5 : 10

R6 : 20

R7 : 30

R8 : 200

R9 : 10

R10(sr) : 0

R11(fp) : 0

R12(ip) : 0

R13(sp) : 17408

R14(lr) : 0

R15(pc) : 20

MemoryView

CPSR Register

Negative(N) : 0
Zero(Z) : 0
Carry(C) : 0
Overflow(V) : 0
IRQ Disable:1
FIQ Disable:1
Thumb(T) : 0
CPU Mode : System
0x000000df

OutputView
Console Stdin/Stdout/Stderr

Loading assembly language file C:\Users\NVIDIA-PC-01\Documents\P1.s

OutputView

WatchView

Type here to search



StackView



Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

2019

Course: Computer Organization

CS45

Term: Jan to May

Course Code:

Activity IV: Executing ARM programs using ARMsim simulator.

Name: Keerthana Nengaraju	Marks: /10	Date: 11/02/2020
USN: iM18PC5059	Signature of the Faculty:	

Objective: To simulate ARM Instruction set using ARMsim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to generate Fibonacci Series.
- 2) Write an ARM to search an element in an array and print Y if found and print N if not found.
- 3) Write an ARM program to find the length of a string and copying one string to another.

Results/Conclusions and Snapshots: Take the snap shot of registers file and memory view



0-09-2016
Along 85
Good 500
July 2016

MARKS :

Name :	Karthika Ningaraju	Branch:	CSE
USN/Roll No. :	IMS18C8059	Sem/Sec:	IV 'B'
Subject :	CO Lab	Subject Code:	

1). mov R0, #0
 mov R1, #1
 mov R2, #5
 mov R3, #0
 LDR R4, =0X0000 2000
 mov R6, #0
 LOOP: STR R0, [R4, R5]
 ADD R6, R0, R1
 mov R0, R1
 mov R1, R6
 ADD R5, R5, #4
 ADD R3, R3, #1
 CMP R3, R2
 BLT LOOP

SWI 0X11

2). mov R0, #1
 mov R4, #'n'
 mov R1, #25
 LDR R0, =0X0000 2000
 mov R5, #4
 LOOP: LDR R2, [R0, R5]
 SUB R0, R0, #1
 ADD R5, R5, #4
 CMP R1, R2
 BEQ printy

```
ldr r0, =Array  
bcs afterloop  
ldr r0,[r8,r5]  
add r8,r5,#4  
mov r1,r0  
mov r0,#startstdout  
swi SWI-Print  
add r9,r9,#1  
ldr r1, =Newline  
swi SWI-Print  
bcs loopstart
```


afterloop:


```
    mov r5,#20  
loop: ldr r2,[r8,r5]  
    sub r9,r9,#1  
    sub r8,r5,#4  
    mov r1,r2  
    mov r0,#startstdout  
    swi SWI-Print  
    ldr r1, =Newline  
    swi SWI-Print  
    cmp r9,#0  
    bcs end  
    bne loop
```

end: mov r0,r9
 swi SWI-close

Exit

swi SWI-exit





ARMsim - The ARM Simulator Design of Computer Science

File View Cache Debug Watch Help

RegistersView

General Purpose Floating Point

Hexadecimal

Signed Decimal

00000003

000000c5

00000041

00000000

ffffeffc

00000000

00000001

000000a0

00000003

R10 (all): 00000000

R11 (fp): 00000000

R12 (ip): 00000000

R13 (sp): 00004400

R14 (lr): 00000000

R15 (pc): 00000000

CPSR Register

Negative (N): 0

Zero (Z): 1

Carry (C): 0

Overflow (V): 0

IRQ Disable: 1

FIQ Disable: 1

Thumb (T): 0

CPU Mode : System

0x400000df

MemoryView

00000034

00000034

00000064

E3A01000

E3A00001

E3A010C5

E3A00069

E3A00001

E3A00001

E3A010C5

E3A00069

E3A00001

E3A00001

E3A00000

Console Stdin Stdout Stderr

70

69

68

67

66

WatchViews

Computer Organization Lab

Activity VI: Designing memory system using Logisim simulator.

Name:Keerthana Ningaraju	Date: 20/04/2020
USN:1MS18CS059	Signature of the Faculty:

Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students

List out the steps in designing memory system

1. Add the two i/p's pins, name them A and B
2. Add an AND gate, OR gate and a 1-bit adder
3. Connect the A's and B's of all the gates to their respective pins
4. Add an output pin and name it result
5. Add a 6-bit multiplier with 3 select bits
6. Connect outputs of all the gates to the mux.
7. Connect 3 bit input to mux
8. Add i/p pin to Cin, and output pin to cout.
9. Add an over gate, connect its o/p to cout, the first i/p must be connected B and the second to another i/p pin sub
10. Add another i/p and name it less, connect it to the mux.
11. Add an o/p pin and name it set, connect it to the o/p of the adder unit.

Observations and Snapshots:





MARKS FOR DIFFERENT CRITERIA	MARKS OBTAINED
Exploring of Tool : 2M	
Execution: 6M	
Documenting the Work and Results:2M	
Total: 10M	

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Keerthana Ningaraju	Marks: /10	Date: 20/04/2020
USN: 1MS18CS059	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.



Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system

- 1). Add a RAM with separate load & store selected
- 2). Add a counter and count 0 to A of the RAM
- 3). Add a controller buffer and connect its output to the paper
- 4). Add a controller buffer and connect its output to the RAM
- 5). Add a TTY unit & with 32 rows and columns, make the connections with RAM
- 6). Add a 7-bit random number generator, connect a end to D
- 7). Add another controlled buffer, connect the TTY, also add an input pin to the buffer
- 8). Connect the output of the second buffer to the counter
- 9). Connect a button to the counter

Observations and Snapshots:



Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Keerthana Ningaraju	Marks: /10	Date: 20/05/2020
USN: 1MS18CS059	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:

With diagram demonstrate the execution of the following instructions using pipelining technique.

lw \$10,20(\$1)

sub \$11, 42, \$3


add \$12, \$3, \$4


lw \$13, 24(\$1)

add \$14, \$5, \$6

Program execution order (in instruction) lw \$10,20(\$1)	Time (in clock cycles)				
	C1	C2	C3	C4	C5
Instruction fetch	Instruction Address decode	Instruction Execution	Data access	Write back	
lw \$10,20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back
sub \$11, \$2, \$3					
add \$12, \$3, \$4					
lw \$13, 24(\$1)					
add \$14, \$5, \$6					

Wine (\$ in clock cycles)





Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

