


11.1 Single cycle (SC) vs multi cycle (MC) Processor



- Our design currently Functions to execute 1 instruction per cycle
- Thus the cycle time must accommodate for the Longest operation redundancy

Solution

- Reduce clock cycle
- Every instruction \rightarrow diff no. of cycle
- \rightarrow Imagine every phase \rightarrow one cycle

Multi-cycle Implementation

❖ Break instruction execution into five steps

- ❖ Instruction fetch
- ❖ Instruction decode, register read, target address for jump/branch
- ❖ Execution, memory address calculation, or branch outcome
- ❖ Memory access or ALU instruction completion
- ❖ Load instruction completion

3 ALU steps
3 Load/Store or WB ALU data

❖ One clock cycle per step (clock cycle is reduced)

- ❖ First 2 steps are the same for all instructions

| Instruction | # cycles | Instruction | # cycles |
|-------------|----------|-------------|----------|
| ALU & Store | 4 | Branch | 3 |
| Load | 5 | Jump | 2 |

Performance Example

❖ Assume the following operation times for components:

- ❖ Access time for Instruction and data memories: 200 ps
- ❖ Delay in ALU and adders: 180 ps
- ❖ Delay in Decode and Register file access (read or write): 150 ps
- ❖ Ignore the other delays in PC, mux, extender, and wires

❖ Which of the following would be faster and by how much?

- ❖ Single-cycle implementation for all instructions
- ❖ Multicycle implementation optimized for every class of instructions

❖ Assume the following instruction mix:

- ❖ 40% ALU, 20% Loads, 10% stores, 20% branches, & 10% jumps

• CPI SC: 1

For MC:

• We need a \$ to:

Store instruction } making it Multicycle
Store ALU res
Store ALU Vars

| Instruction Class | Instruction Memory | Register Read | ALU Operation | Data Memory | Register Write | Total |
|-------------------|--------------------|----------------------------|-----------------------------|-------------|----------------|--------|
| ALU | 200 | 150 | 180 | | 150 | 680 ps |
| Load | 200 | 150 | 180 | 200 | 150 | 880 ps |
| Store | 200 | 150 | 180 | 200 | | 730 ps |
| Branch | 200 | 150 | 180 ← Compare and update PC | | | 530 ps |
| Jump | 200 | 150 ← Decode and update PC | | | | 350 ps |

ALU:

Instruction Fetch = 200 ps
Decode/Read File = 150 ps
ALU Execution = 180 ps
Writing back = 150 ps

Decode overlaps with c-1
Ctrl parallel, Reg File takes longer
So ctrl is ignoring

680 ps

| Instruction Class | Instruction Memory | Register Read | ALU Operation | Data Memory | Register Write | Total |
|-------------------|--------------------|---------------|----------------------|-----------------------|----------------|--------|
| ALU | 200 | 150 | 180 | | 150 | 680 ps |
| Load | 200 | 150 | 180 | 200 | 150 | 880 ps |
| Store | 200 | 150 | 180 | 200 | | 730 ps |
| Branch | 200 | 150 | 180 | Compare and update PC | | 530 ps |
| Jump | 200 | 150 | Decode and update PC | | | 350 ps |

❖ For fixed single-cycle implementation:

❖ Clock cycle = 880 ps determined by longest delay (load instruction)

❖ For multi-cycle implementation:

❖ Clock cycle = $\max(200, 150, 180) = \underline{200 \text{ ps}}$ (maximum delay at any step)

$$CPI = Freq_{ALU} \cdot CPI_{ALU} + \dots$$

$$CPI = 0.4 \cdot \left\lceil \frac{680}{200} \right\rceil + 0.2 \left\lceil \frac{880}{200} \right\rceil + 0.1 \left\lceil \frac{730}{200} \right\rceil + 0.2 \cdot \left\lceil \frac{530}{200} \right\rceil + 0.1 \left\lceil \frac{350}{200} \right\rceil$$

Analysis:

- Steps and time per step, where max step time = clock cycle
- Time per instruction

$$CPI_i = \left\lceil \frac{\text{Time instruction}_i}{\text{Cycle Time}} \right\rceil$$


• CPI weighted avg

$$\diamond \text{ Average CPI} = 0.4 \times 4 + 0.2 \times 5 + 0.1 \times 4 + 0.2 \times 3 + 0.1 \times 2 = 3.8$$

11.2 Serial VS Pipeline



IN between every stage/step a register



- ❖ Let τ_i = time delay in stage S_i
- ❖ Clock cycle $\tau = \max(\tau_i)$ is the **maximum stage delay**
- ❖ Clock frequency $f = 1/\tau = 1/\max(\tau_i)$
- ❖ A pipeline can process n tasks in $k + n - 1$ cycles
 - ✧ k cycles are needed to complete the first task
 - ✧ $n - 1$ cycles are needed to complete the remaining $n - 1$ tasks
- ❖ Ideal speedup of a k -stage pipeline over serial execution

$$S_k = \frac{\text{Serial execution in cycles}}{\text{Pipelined execution in cycles}} = \frac{nk}{k + n - 1} \quad S_k \rightarrow k \text{ for large } n$$

- same clock time
- larger S_k \uparrow serial or \downarrow pipeline

MIPS Processor Pipeline

5 steps \rightarrow 5 stages:

1. IF: Instruction Fetch

2. ID: Decode, Read, Instruction Addressing

3. EX: Execution, Mem Addressing, and Branch O

4. MEM: Mem access for load/store

5. WB: WB to \$ or PC

❖ Consider a 5-stage instruction execution in which ...

❖ Instruction fetch = ALU operation = Data memory access = 200 ps

❖ Register read = register write = 150 ps

❖ What is the clock cycle of the single-cycle processor?

1

❖ What is the clock cycle of the pipelined processor?

2

❖ What is the speedup factor of pipelined execution?

3

3.

$CPI = 1$

after filling pipeline

1. The clock cycle of the SC CPU is equal to the instruction that takes the most time: $LW = \text{Fetch} + \text{Decode} + \text{Execute} + \text{MemRead} + \text{WB}$

2. The clock cycle of pipeline is equal to the step that takes longest: 200 ps


$= 150 + 200 + 200 + 200$
 $900 \text{ ps or } 1.2 \text{ GHz}$

$$\text{Speed-up} = \frac{\text{Serial clock cycle}}{\text{Parallel clock cycle}} = \frac{400 \text{ Ps}}{200 \text{ Ps}}$$

4.5

12.1 Pipeline Data Path

Distinguish different stages




How to make it pipelined:
add $\$$ between different stages

→ carry as long as needed only!!

Problem.

The Rt is consecutively changing, so by the time in some WB, the Rt would be diff
So we save Rt through Propagation

Graphical Representation



Maximum of 5 instructions simultaneously since it's a 5 stage pipeline

Some instructions do nothing at some stages, but don't jump ahead to keep synchronization.

CTRL

Same ctrl signals, but propagated

J& Addressing


Do we need to store the destinations of PC:

no delay no \$ since ID

J, no, because jump decision and address are decided at ID, the jump is directly linked to MUX

one delay one \$ since ID

B, since decision is made in EX, we must delay the address being at MUX by 1, so one branch destination \$.



Ctrl Signaling

Ctrl For Each Stage: ■ outputs generated but not pipelined

1. IF: Nothing

■ outputs generated and pipelined

2. ID:

■ Ctrl signals needed

JUMP Dist directly connected to PC Mux
branchDist # Must be saved for branch decision in EX
PC+1 # Needs in MEM at WB Mux 2
LOI immediate # Needs in MEM at WB Mux 3
Data1
Data2
EXOP
ALUSrc

3. EX:

Zero not in Φ , directly connect to PC ctrl
Result # connects to Mux 03 in case of Jn
ALUOP

4. MEM:

MemRt
MemWr
WB data
Data

Structural Hazards

When instructions attempt to write to the register file simultaneously

↳ This is why we don't jump stages;
all writings at WB stage ✓


Data Hazard

1. Read after Write (RAW)


EX.

0x0: add \$r1, \$r2, \$r3
0x1: ori \$r5, \$r1, \$r4


data dependency



Cont'd... Ex.



- Detect it
- Adjust data1 & data2



Detection:

If $(Rs == Rd_1) \rightarrow Forward = 1$


elif $(Rs == Rd_2) \rightarrow Forward = 2$

elif $(Rs == Rd_4) \rightarrow Forward = 3$

else $\rightarrow Forward = 0$

happens in
decoding phase

RAW Detection & Forwarding



Other delays

Exercises 1


• Load can't be solved by forwarding
but the RAW ctrl can still detect
this hazard since the lw instruction:

1. The Rt of lw is Rs/Rt of prior instruction

2. RegWrite == 1

3. MEMRd == 1

But MEMRd == 1 \rightarrow 1.82. So MEMRd EX is enough



So how can we align this?

Stall one stage

Recycling signals

\rightarrow IF (MEMRd > 88 (Forward^B_A == 1))
Stall



Stall

❖ Insert a **bubble** into the EX stage after a load instruction

- ❖ Bubble is a **no-op** that wastes one clock cycle
- ❖ Delays the dependent instruction after load by one cycle
 - Because of RAW hazard


- Ctrl signals =
- Freeze \$
- Freeze PC

Thinking of
just subtraction
1 from PC




Detect Hazard
& Forwarding

← MEMRD



Forward no effect bcs \$ disabled



Why not bypass?

After 1 clock cycle it will be forwarded the address of MEM along with flushed signals, but in 2nd cycle it will be forwarded MEM result

We don't have
structure hazards:

"out of order" dependence

Since all writes take
place in last stage


Ctrl Hazards

J-Type


Since jump occurs at ID, we have 1 extra cycle ~~from~~ redundant instruction in pipeline

B-Type


Since b occurs at EX, we have 2 extra cycles ~~from~~ redundant instruction in pipeline



To avoid this, we simply override all ctrl to zero without disabling registers like in Stall



Bubble Conversion




Once we detect a jump at ID, Kill1 will bubble the next instruction

Kill2 doesn't freeze registers, so it kills the instruction instead of stall the pipeline

Process cheat sheet

IF (BEB 88 zero) || (BNE 88 !zero) \hookrightarrow br=1, jmp=0, Kill1=1, Kill2=23
 Else IF (Jump) \hookrightarrow br=0, jmp=1, Kill1=2, Kill2=07

else all 0



CPI Impact

- ❖ Base CPI = 1 without counting jump and branch
- ❖ Unconditional Jump = 5%, Conditional branch = 20%
- ❖ 90% of conditional branches are taken
- ❖ Jump kills next instruction, Taken Branch kills next two
- ❖ What is the effect of jump and branch on the CPI?

Solution:

- ❖ Jump adds 1 wasted cycle for 5% of instructions = 1×0.05
- ❖ Branch adds 2 wasted cycles for $20\% \times 90\%$ of instructions
 $= 2 \times 0.2 \times 0.9 = 0.36$
- ❖ New CPI = $1 + 0.05 + 0.36 = 1.41$ (due to wasted cycles)

Imagine you have 100 instructions:

| | | |
|---------------------------------------|---|-------------------------|
| 75 instructions: 75 cycles | } | 141 cycles |
| 5 instructions: 10 cycles | | <u>100 instructions</u> |
| $20 \times 0.9 = 18$ instr: 54 cycles | | |
| 2 instructions: 2 | | 1.41 CPI |

Pipelining Cpu

no, do it in ID

Since Jn can only be detected in EX phase, we gotta kill two instructions like in branch: kill 1 kill 2

So pc ctrl needs 3 entry modes:

is Branch: BEQ BNE → ctrl signals from EX stage
is Jump: jump jal → ctrl signals from ID
is Jn: Jn → ctrl signals from ID

For the new main ALU ctrl just combine and add 4 new flags:

1. BEQ

2. BNE

3. is Jump { jump jal

4. is Jn - Jn # this is special bcs vl need both the first 8 opcode

Ctrl signals Per stage

■ PC MOV

• ID:

1. RegDst
2. ExtOp
3. Rt R7 R2
4. is Jump
5. is Jr

• EX:

1. ALU Src
2. ALU OP
3. is BEQ
4. is BNE

• MEM

1. MEM Wn
2. WB

• WB

1. RegWrite


Detection:

If $(Rs == Rt_2) \quad \hookrightarrow \text{Forward} = 13$

elif $(Rs == Rt_3) \quad \hookrightarrow \text{Forward} = 23$

elif $(Rs == Rt_4) \quad \hookrightarrow \text{Forward} = 37$

else $\hookrightarrow \text{Forward} = 07$



100 FwrdALSB

100 FwrdAMSB

100 FwrdBSLB

100 FwrdBMSB

0 stall

| $R_5 R_{t2}$ | w_{r2} | $R_5 R_{t3}$ | w_{r3} | $R_5 R_{t4}$ | w_{r4} | A |
|--------------|----------|--------------|----------|--------------|----------|-----|
| 1 | 1 | X | X | X | X | 0 1 |
| 0 | 0 | 1 | 1 | X | X | 1 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 1 |

lw \$r3, 0(\$r2)
add \$r2, \$r2, \$r1

7C