


11.1 Single cycle (SC) VS multi cycle (mc) Processor



Multicocle Im)lementation

- Break instruction execution into five steps
 - ♦ Instruction fetch
 - ♦ Instruction decode, register read, target address for jump/branch
 - ♦ Execution, memory address calculation, or branch outcome → ALP
 - Memory access or ALU instruction completion
 - Load instruction completion
- One clock cycle per step (clock cycle is reduced)
 - First 2 steps are the same for all instructions

Instruction	# cycles	Instruction	# cycles
ALU & Store	4	Branch	3
Load	5	Jump	2

SEUTY

OF WB ALD dat Pet

Performance Example

- Assume the following operation times for components:
 - ♦ Access time for Instruction and data memories: 200 ps
 - ♦ Delay in ALU and adders: 180 ps
 - ♦ Delay in Decode and Register file access (read or write): 150 ps
 - ♦ Ignore the other delays in PC, mux, extender, and wires
- Which of the following would be faster and by how much?
 - ♦ Single-cycle implementation for all instructions
 - ♦ Multicycle implementation optimized for every class of instructions
- Assume the following instruction mix:
 - 40% ALU, 20% Loads, 10% stores, 20% branches, & 10% jumps

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total
ALU	200	150	180		150	680 ps
Load	200	150	180	200	150	880 ps
Store	200	150	180	200		730 ps
Branch	200	150	180 -	Compare and	update PC	530 ps
Jump	200	150 ←	Decode and i	pdate PC		350 ps

			1.0			
ALU:			# 10		over less	
TUSE	rection Fet	e = 200 Ps.	C			Reg File
Decose/	Year File.	= 150 PS	∠ 680 ₹	25		being lower
	reculan:					
Writing	back =	- 150 Ps				

Instruction Class	Instruction Memory	Register Read	ALU Operation	Data Memory	Register Write	Total
ALU	200	150	180		150	680 ps
Load	200	150	180	200	150	880 ps
Store	200	150	180	200		730 ps
Branch	200	150	180	Compare and	update PC	530 ps
Jump	200	150	Decode and u	pdate PC		350 ps


- For fixed single-cycle implementation:
 - ♦ Clock cycle = 880 ps determined by longest delay (load instruction)
- · For multi-cycle implementation:
 - ♦ Clock cycle = max (200, 150, 180) = 200 ps (maximum delay at any step)

 \Rightarrow Average CPI = 0.4×4 + 0.2×5 + 0.1×4+ 0.2×3 + 0.1×2 = 3.8

11.2 Serial VS PiPline



IN between every stax/ster a resiltor



- ♣ Let ŋ = time delay in stage S₁
- ❖ Clock cycle $\tau = \max(\tau_i)$ is the maximum stage delay
- ❖ Clock frequency $f = 1/\tau = 1/\max(\tau_i)$
- ❖ A pipeline can process n tasks in k + n − 1 cycles
 - ♦ k cycles are needed to complete the first task
 - \Rightarrow n-1 cycles are needed to complete the remaining n-1 tasks
- ❖ Ideal speedup of a k-stage pipeline over serial execution

$$S_k = \frac{\text{Serial execution in cycles}}{\text{Pipelined execution in cycles}} = \frac{nk}{k+n-1}$$
 $S_k \to k \text{ for large } n$

· larse Sx A said or I Pilling

MIPS Processon Pirdine

1. IF: Instruction Fetch 2. ID: Decode, Road, Instruction Addressing 3. EX: Execution, Mey M. Address; ng, com Branch o 4. Mem: Mem access for local/store 5. WE: WE to \$ on PC

- ❖ Consider a 5-stage instruction execution in which ...
 - ♦ Instruction fetch = ALU operation = Data memory access = 200 ps
 - ♦ Register read = register write = 150 ps
- What is the clock cycle of the single-cycle processor? 1
- What is the clock cycle of the pipelined processor?
- What is the speedup factor of pipelined execution?

1. The Clock cubic of the SC CPU is

equal to the instruction that takes

the most time: Lw = Fetch + Decode + Execute

+ Mempost + WB

2. The Clock cubic = 150 + 200 + 200+200

of piraine

is equal to go Ps or 1.29Hz


the ster that paper

longest: 200 Ps

	Serial (Clock	cour _	400 ES
Speed-up =	Pirith	Clock	CORL	200 PS
			\	
			4.5	
			1.5	

12.1 Pipeline Paparath

Distinguish different stages




How to Make it Pipelines: ast \$- between different 8 tages

-> carry as long as needed on18!!

Problem

The Rf is conserve the Chanding, so by the time im source WB, the Rf would be diff so be by the So we save the through Proposetion

Grathical Refresentation



Some instructions to nothing at at some stages, but dop't jump at the keep Synchronization.


CtrL

Same our signals, but Propogated

Do we need to store the destinactions of PC:

J, Me, because jump decision and address are decided at ID, the jump is directly linked to MUX one down one & since ID

B, Since decision is make in Ex, We Must delay the attract being at Mux by 1, so one Branch destination \$




Ctri For Each:	Skr3C: Tolet Pats Not Pi		
1. IF: Mothing		denerates and	
2. TD:		Signals neede	d
branch dist # Mu			
3. EK: Zero not in: Result # conne ALUOP			
MEM? MeM? MeMV WB data			


Structural Hazari

When imprusions attempt to write to the register File simultaneously This is luke be fort jump stages; all writings at WB stage Data Hazart 1. Read after Write CRAW) EX. 0x0 | add \$12, \$12, \$13 data dendency 0x1 ori \$15, \$11, \$14

Cont's... ex.



· Detect it · Adjust Latar & Lutar




Detection:

Regur Reg Regur Reg RS Rt Rd2 Rd V J J V V Detect Hara 8 Forwarding Forward	Wr Requir RHY Forwarz

Local can't be solved by forwaring
but the RAW Ctrl can Still detect
this pazer Since the IW instruction:

I The 21 of IW is 25/2t of Prior instruction 2. Regwrite == 1

BUT MENRY==1 -> 1.82. SO MENRY EX is




So how can be alim this? Starl one stage


Recycling Signay


IF CMEMES)89(Forman =====)

Stall

- Insert a bubble into the EX stage after a load instruction
 - Bubble is a no-op that wastes one clock cycle
 - ♦ Delays the dependent instruction after load by one cycle
 - Because of RAW hazard








Ctrl Hazarts

J-Type


SINCE JUM? occurs at ID, we have 1 extra cycle Home resumbent instruction in ripeline

B-TYPE


Since b occurs at Ex,, we have 2 extra coccus of two retundant instruction in hipeline



To avoit this, we simply overrise all con to zero without disabling register like in Stay



Bubble Conversion




ONCE We letect a Jump at ID, KillI Will bubble by Mext instruction

Mill2 Docsn't Freeze restisters, so it king the instruction instead of stand the Pitchine

Process Chest stuet

TF(BEL88 Zero) || (Blies 1200) { br=1 , jm1=0, kills=1, kill2=27 Else if (Trus) { br=9, jmp=2, kills=2, kill2=27

elle qu o



CPI IMPact

- ❖ Base CPI = 1 without counting jump and branch
- ❖ Unconditional Jump = 5%, Conditional branch = 20%
- 90% of conditional branches are taken
- Jump kills next instruction, Taken Branch kills next two
- What is the effect of jump and branch on the CPI?

Solution:

- ❖ Jump adds 1 wasted cycle for 5% of instructions = 1 x 0.05
- ❖ Branch adds 2 wasted cycles for 20% × 90% of instructions
 = 2 × 0.2 × 0.9 = 0.36
- ❖ New CPI = 1 + 0.05 + 0.36 = 1.41 (due to wasted cycles)

TMAGINE You have loo instruction: 75 instructions. 75 colles of 141 cylly 5 instructions: so cycles of loo instructions 20x0.9=18 instructions: 2 1.41 CDI

Pipelining	CDO				
Phase, we	TV can Botta K in1 Hin2	auly ill two	be dec instruction	sectlo i vos liks	n Ex in
is Brance is Trant:	Ctri M : BER BN jump ju Tr	To Chi			
and alt BEQ BUE	Nev mais 4 New Fle	eX ALV Ct 95;	n just	Combiu	<u> </u>
is Jumpy					
4 . В Бр —	or # th				

Ctri signals Per suge
■ PC MUX
1. Res bs +
2. Extop
2.Extop 3. Kセスフスユ
U. is Jump
5. is dr
3. is BEQ
4. is BUE


```
Detection:

IFCRs == Rdz) \leq Farmerd == 13

elifCRs == Rdz) \leq Farmerd == 23

elifCRs == Rdz) \leq Farmerd == 27

else \leq Farmerd == 07
```



RsRdz	Wrz	R5 \$47	Wm 5	Rskde	wry	A
1 0 0	1 0	X 1 0	1 0	X X 1	大 X	01
Ð	0	Ð	0	1	1	11

lw \$13, add \$12,	のしまけな) まとなるがよ
	7 (