

G



D



D

9.4 Main, ALU, and PC Ctrl

ctrl	input	output
Main	OPCode	Ctrl Signals

ALUctrl opcode&funct ALUop

PCctrl opcode, zeroF PCOp

Op	RegDst	RegWr	ExtOp	ALUSrc	MemRd	MemWr	WBdata
R-type	1 = Rd	1	X	0 = BusB	0	0	0 = ALU
ADDI	0 = Rt	1	1 = sign	1 = Imm	0	0	0 = ALU
SLTI	0 = Rt	1	1 = sign	1 = Imm	0	0	0 = ALU
ANDI	0 = Rt	1	0 = zero	1 = Imm	0	0	0 = ALU
ORI	0 = Rt	1	0 = zero	1 = Imm	0	0	0 = ALU
XORI	0 = Rt	1	0 = zero	1 = Imm	0	0	0 = ALU
LW	0 = Rt	1	1 = sign	1 = Imm	1	0	1 = Mem
SW	X	0	1 = sign	1 = Imm	0	1	X
BEQ	X	0	1 = sign	0 = BusB	0	0	X
BNE	X	0	1 = sign	0 = BusB	0	0	X
J	X	0	X	X	0	0	X

How do we build this circ (NOT k-map)

Decoder + OR Gates
to Preconfigure Signal Vals

Think Sheet cheat:

- More 0s than 1s: connect Minterms to an OR gate
- More 1s than 0s: connect Maxterms to a NAND gate

Signals for opcode

RegDst = R-type

RegWrite = (SW + BEQ + BNE + J)


ExtOp = (ANDI + ORI + XORI)

ALUSrc = (R-type + BEQ + BNE)

MemRd = LW

MemWr = SW

WBdata = LW



While some differing functions use the same opcode,
we must utilize the Funct field to adjust the
data path accordingly.


ALU Ctrl TT

Op	funct	ALUOp	4-bit Coding
R-type	AND	AND	0001
R-type	OR	OR	0010
R-type	XOR	XOR	0011
R-type	ADD	ADD	0100
R-type	SUB	SUB	0101
R-type	SLT	SLT	0110
ADDI	X	ADD	0100
SLTI	X	SLT	0110
ANDI	X	AND	0001
ORI	X	OR	0010
XORI	X	XOR	0011
LW	X	ADD	0100
SW	X	ADD	0100
BEQ	X	SUB	0101
BNE	X	SUB	0101
J	X	X	X

Immmediate \rightarrow funct == 0
because we don't have
funct Field For imm & j instructions

PC Ctrl

Op	Zero flag	PCSrc
R-type	X	0 = Increment PC
J	X	1 = Jump Target Address
BEQ	0	0 = Increment PC
BEQ	1	2 = Branch Target Address
BNE	0	2 = Branch Target Address
BNE	1	0 = Increment PC
Other than Jump or Branch	X	0 = Increment PC



Jal has two stages

link: \$r7 = PC + 1

jump: PC = \$rs

New signal jal

- So at WB, we need a JRV input PC
- We need to hard wire Busw at 111 & write in \$r7, so RegDst is 0 RT, but RT is hard wired to 111

1- At instruction to RegFile wire MUX
is Jal

2- At WB Mux, WB=2 when opCode = jal

4 of 4 rows shown		
regDist[1..0]	PortB	PortW
0 0	0	1 R-TYPE AND NOT REV
0 1	1	1 REV
1 0	-	0 Immediate / Lw / Beq
1 1	-	-

main

What are our Actu^r' signals do we have?

1. isJal
2. RegDst [1:0]
3. ALUSrc
4. ExtOp
5. RegWrite
6. WBData [1:0]
7. MemRd
8. MemWr

█ Dont care

OP Code	RegDst	RegDst	ALUSrc	ExtOp	RegW	WB	MemRd	MemW
Arithmetic R	00	00	00	0	1	00	0	0
Logical R	00	00	00	0	1	00	0	0
Shift R	00	00	00	0	1	00	0	0
Rev R	00	01	00	0	1	00	0	0
ADDI	00	10	01	0	1	00	0	0
ANDI	00	10	01	0	1	00	0	0
ORI	00	10	01	0	1	00	0	0
XORI	00	10	01	0	1	00	0	0
LW	00	10	01	1	1	01	1	0
SW	00	00	01	1	0	00	0	1
Beq	00	00	00	1	0	00	0	0
BNE	00	00	00	1	0	00	0	0
J	00	00	00	0	0	00	0	0
Jal	01	10	00	0	1	10	0	0
lui	10	10	10	0	1	10	0	0

ALU ctrl

■ Don't care

opcode	funct	ALUOp in	ALUOp out
Arithmetic	Add	0 0	0 0 0
Arithmetic	Sub	0 1	0 0 0
Arithmetic	SLt	0 0	0 0 1
Arithmetic	SLtu	0 1	0 0 1
Logical	AND	0 0	0 1 0
Logical	OR	0 1	0 1 0
Logical	XOR	1 0	0 1 0
Logical	NOR	1 1	0 1 0
Shift	SLL	0 0	0 1 1
Shift	SRL	0 1	0 1 1
Shift	SRA	1 0	0 1 1
Shift	ROR	1 1	0 1 1
REV	RevL	0 0	1 0 0
REV	RevH	0 1	1 0 0
REV	RevA	1 0	1 0 0
REV	JR	0 1	1 0 0
ADDI	X	0 1	0 0 0
ANDI	X	0 0	0 1 0
ORI	X	0 1	0 1 0
XORI	X	1 0	0 1 0
LW	X	0 0	0 0 0
SW	X	0 0	0 0 0
BEQ	X	0 1	0 0 0
BNE	X	0 1	0 0 0
J	X	0 0	0 0 0
jal	X	0 0	0 0 0
LOI	X	0 0	0 0 0

Jal Jump PC JV

0000001
00010010

PC Ct 1 r

Opcode	Funct	Zero	PC Src
3 = 00011 REVR	11	X	11
17 = 10001 jal	XX	X	10
26 = 10000 j	XX	X	10
14 = 01110 BEQ	XX	1	01
.	XX	0	00
25 = 01111 BNE	XX	1	00
BNE	XX	0	01
NOR	XX	X	00

