## Step1: Setup tool environment


```
source /tools/Xilinx/Vitis/2022.1/settings64.sh
source /tools/Xilinx/Vitis_HLS/2022.1/settings64.sh
source /tools/Xilinx/Vivado/2022.1/settings64.sh
source /opt/xilinx/xrt/setup.sh
```

## Step2: Package your rtl kernel in vivado

Open your vivado design suite to package your RTL code as an IP


```
$ vivado &
```

- Click Create Project, Next
- Edit Project name to rtl\_kernel, and click Next




- Enable Do not specify sources at this time
- Continue click Next

• Select Alveo U200 Data Center Accelerator Card, then click Next




- Click Finish
- On the left, Click Add sources in Project Manager
- Select Add or create design sources, then click Next

• Click Add Directories, then click Select, and Finish




You can now see the design sources as following hierarchy:



Then, we are going to pack our rtl code into IP (.xo)


Click Tools > Create and Package New IP... on the tool bar on the top, then click Next

Select Package your current project, then click Next




- Click Next and Finish
- In Compatability, enable Package for Vitis, Package for IPI, and Ignore Freq\_Hz
- Change Control protocl to user\_managed

#### You can now see the following window




• In Ports and Interfaces, add associated clock for m00 axi, s axi control, and ap resetn



- Right Click m00\_axi, click Associate Clocks..., enable ap\_clk, then click OK, repeat the above steps for s\_axi\_control, ap\_resetn
- In Addressing and Memory, right click reg0, click Add Register for the follwing register.

Name	Description	Offset	Size (bits)	ASSOCIATED_BUSIF
User Control	Control Signals	0x010	32	
Bin_Code	Pointer argument	0x01c	64	m00_axi
Gry_Code	Pointer argument	0x028	64	m00_axi


#### Then you can see the window:



Now, wee need to add associated bus interface for our Bin\_Code and Gry\_Code.


- Right Click Bin\_Code, click Add Register Parameter..., enter ASSOCIATED\_BUSIF, then click OK
- Right Click Gry\_Code, click Add Register Parameter..., enter ASSOCIATED\_BUSIF, then click OK
- Fill in the value m00\_axi, in the Value for both ASSOCIATED\_BUSIF

Now, you can see the following window:



#### Last,

• In Review and Package, click Edit packaging settings, make sure your Create archive of IP is enable like:



- Click OK, then Package IP, then you can see the info saying you package your ip sucessfully.
- Close your vivado.

# Step3: Build up host program in vitis

### Open your Vitis IDE

\$ vitis -workspace work1

Then follow: https://github.com/Xilinx/Vitis-Tutorials/blob/2023.2/Hardware\_Acceleration/Feature\_Tutorials/01rtl\_kernel\_workflow/using\_the\_rtl\_kernel.md to finish the host program.

### Differences:

Xilinx tutorial	Ours
xilinx_u250_gen3x16_xdma_4_1_202210_1	xilinx_u200_gen3x16_xdma_2_202110_1
Vadd_A_B.xo	B2G.xo