

Step1: Setup tool environment


```
source /tools/Xilinx/Vitis/2022.1/settings64.sh
source /tools/Xilinx/Vitis_HLS/2022.1/settings64.sh
source /tools/Xilinx/Vivado/2022.1/settings64.sh
source /opt/xilinx/xrt/setup.sh
```

Step2: Package your rtl kernel in vivado

Open your vivado design suite to package your RTL code as an IP


```
$ vivado &
```

- Click **Create Project**, **Next**
- Edit Project name to **rtl_kernel**, and click **Next**




- Enable **Do not specify sources at this time**
- Continue click **Next**

- Select **Alveo U200 Data Center Accelerator Card**, then click **Next**



- Click **Finish**
- On the left, Click **Add sources** in Project Manager
- Select **Add or create design sources**, then click **Next**

- Click **Add Directories**, then click **Select**, and **Finish**



You can now see the design sources as following hierarchy:

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

PROJECT MANAGER - rtl_kernel

Sources

> Design Sources (3)

> Constraints

> Simulation Sources (3)

> sim_1 (3)

> Verilog Header (2)

> B2G (B2G.v) (2)

> inst_control_s_axi : graycode_control_s_axi (graycode_control_s_axi.v)

> inst_func : graycode (graycode.sv)

> Utility Sources

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary

Overview | Dashboard

Display name: Alveo U200 Data Center Accelerator Card

Board part name: xilinx.com:au200:part0:1.3

Board revision: 1.0

Connectors: No connections

Repository path: /tools/Xilinx/Vivado/2022.1/data/xhub/boards

URL: <https://www.xilinx.com/u200>

Board overview: Alveo U200 Data Center Accelerator Card

Changes

Synthesis

Status: Not started

Messages: No errors or warnings

Part: Acceleration Platform Board

Strategy: [Vivado Synthesis Defaults](#)

Report Strategy: [Vivado Synthesis Default Reports](#)

Incremental synthesis: [Automatically selected checkpoint](#)

DRC Violations


[Run Implementation](#) to see DRC results

Utilization

[Run Synthesis](#) to see utilization results


Then, we are going to pack our rtl code into IP (.xo)

- Click **Tools > Create and Package New IP...** on the tool bar on the top, then click **Next**
- Select **Package your current project**, then click **Next**




- Click **Next** and **Finish**
- In **Compatibility**, enable **Package for Vitis**, **Package for IPI**, and **Ignore Freq_Hz**
- Change Control protocol to **user_managed**

You can now see the following window




- In **Ports and Interfaces**, add associated clock for `m00_axi`, `s_axi_control`, and `ap_resetrn`



- Right Click `m00_axi`, click **Associate Clocks...**, enable `ap_clk`, then click **OK**, repeat the above steps for `s_axi_control`, `ap_resetrn`
- In **Addressing and Memory**, right click `reg0`, click **Add Register** for the follwing register.

Name	Description	Offset	Size (bits)	ASSOCIATED_BUSIF
User Control	Control Signals	0x010	32	
Bin_Code	Pointer argument	0x01c	64	m00_axi
Gry_Code	Pointer argument	0x028	64	m00_axi


Then you can see the window:



Now, wee need to add associated bus interface for our `Bin_Code` and `Gry_Code`.


- Right Click `Bin_Code`, click **Add Register Parameter...**, enter `ASSOCIATED_BUSIF`, then click **OK**
- Right Click `Gry_Code`, click **Add Register Parameter...**, enter `ASSOCIATED_BUSIF`, then click **OK**
- Fill in the value `m00_axi`, in the **Value** for both `ASSOCIATED_BUSIF`

Now, you can see the following window:



Last,

- In **Review and Package**, click **Edit packaging settings**, make sure your **Create archive of IP** is enable like:



- Click **OK**, then **Package IP**, then you can see the info saying you package your ip sucessfully.
- Close your vivado.

Step3: Build up host program in vitis

Open your Vitis IDE

```
$ vitis -workspace work1
```

Then follow: https://github.com/Xilinx/Vitis-Tutorials/blob/2023.2/Hardware_Acceleration/Feature_Tutorials/01-rtl_kernel_workflow/using_the_rtl_kernel.md to finish the host program.

Differences:

Xilinx tutorial	Ours
xilinx_u250_gen3x16_xdma_4_1_202210_1	xilinx_u200_gen3x16_xdma_2_202110_1
Vadd_A_B.xo	B2G.xo