## **Electrical Rules Check Report**

Class	Document	Message
		Successful Compile for VolCtrl_PCB.PrjPcb
	·	

**Design Rules Verification Report**Filename: C:\Users\holzi\Dropbox\Projekte\BlackCat2\_VolCtrl\BC2\_VolCtrl\_PCB\VolCtrl\_ PCB.PcbDoc

Warnings 0 Rule Violations 0

## Warnings Total 0

Rule Violations		
Clearance Constraint (Gap=0.5mm) (OnLayer('Keep-Out Layer')),(InPolygon)	0	
Clearance Constraint (Gap=0.2mm) (All),(All)		
Clearance Constraint (Gap=0.3mm) (InPolygon), (All)		
Clearance Constraint (Gap=0mm) (OnLayer('Keep-Out Layer')), (InComponent('L2') or		
Short-Circuit Constraint (Allowed=No) (All),(All)	0	
Un-Routed Net Constraint ( (All) )	0	
Modified Polygon (Allow modified: No), (Allow shelved: No)	0	
Width Constraint (Min=0.25mm) (Max=10mm) (Preferred=0.4mm) (All)	0	
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)		
Minimum Annular Ring (Minimum=0.125mm) (All)	0	
Hole Size Constraint (Min=0.2mm) (Max=5mm) (All)	0	
Hole To Hole Clearance (Gap=0.3mm) (All),(All)	0	
Minimum Solder Mask Sliver (Gap=0.1mm) (All),(All)	0	
Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)	0	
Silk to Silk (Clearance=0.2mm) (All),(All)	0	
Net Antennae (Tolerance=0mm) (All)		
Board Clearance Constraint (Gap=0mm) (All)		
Height Constraint (Min=0mm) (Max=80mm) (Prefered=12.7mm) (All)		
Total	0	

