```
In [1]:
             1 # you might need to pip install the bitstring package. Here, take this:
             2 import sys
             3
             4 !"{sys.executable}" -m pip install bitstring
           Requirement already satisfied: bitstring in c:\users\hexst\scoop\apps\python35
           3.5.4lib\site-packages (3.1.6)
In [2]: ▶
             1 import matplotlib.pyplot as plt
             2 import scipy
             3 from scipy import signal
             4 from scipy.signal import chirp
             5 import numpy
             6 import numpy as np
             7 import scipy.io.wavfile
             8 import bitstring
```

#### **PWM GPIO**

We're going to attempt to bit-bang a GPIO from the PRU on the BBB. This amounts to turning the GPIO 'on' and 'off' at specific delays to approximate the train of chirps that are expected by the receiving devices on PLC. The methods range from 'dumb' to 'way to clever.' We'll start with the dumb stuff first.


## The Chirps

From previous investigations, there are a couple way to create chirps which we've experimented with and found work on both diagnostic tools and ECUs on PLC. We'll define both here for later reference. These are imported from J2497\_common.py

```
In [154]:
               1
                   def generate_single_chirp(samp_rate):
                2
                       wave = numpy.hstack((
               3
                           numpy.tile(numpy.hstack((
                4
                                   chirp(numpy.linspace(
                                                             0, 63E-6, int(63E-6 * samp rate))
                5
                                           f0=203E3, f1=400E3, t1=63E-6, phi=-90, method='linear
                6
                                   chirp(numpy.linspace( 63E-6, 67E-6,
                                                                          int(4E-6 * samp rate))
                                           f0=400E3, f1=100E3, t1=67E-6, phi=-90, method='linear
               7
                8
                                   chirp(numpy.linspace( 67E-6, 100E-6, int(33E-6 * samp rate))
               9
                                           f0=100E3, f1=200E3,t1=100E-6, phi=-90, method='linear
               10
                           )), 1)
                       ))
              11
              12
                       target_len = int(100e-6 * samp_rate)
                       wave = numpy.append(wave, numpy.zeros(numpy.max([0, target_len - len(wave)
              13
              14
                       return wave
              15
                  def generate single chirp alt(samp rate):
              16
              17
                       wave = numpy.hstack((
              18
                           numpy.tile(numpy.hstack((
              19
                                   1.0*chirp(numpy.linspace(
                                                                 0, 63E-6, int(63E-6 * samp_ra
                                           f0=203E3, f1=394E3, t1=63E-6, phi=-90, method='linear
               20
               21
                                   1.0*chirp(numpy.linspace(63E-6,67E-6,
                                                                              int(4E-6 * samp ra
               22
                                           f0=400E3, f1=100E3, t1=67E-6, phi=-90, method='linear
               23
                                   chirp(numpy.linspace( 67E-6, 100E-6, int(33E-6 * samp rate))
                                           f0=1E3, f1=216E3,t1=100E-6, phi=-30, method='linear')
               24
               25
                           )), 1)
                       ))
               26
               27
                       target_len = int(100e-6 * samp_rate)
                       wave = numpy.append(wave, numpy.zeros(numpy.max([0,target len - len(wave)]
               28
               29
                       return wave
```

The BBB PRU runs at 200MHz and we have a \_\_delay\_cycles() function there which lets us execute delays at that resolution. So our PWM sample rate can effictively be 200MHz

At that sample rate the chirps -- default and alt -- look like this:



# The Dumbest Way (First)

The first way to try this is 'bang-bang' control: when the target chirp is above zero turn the GPIO on, when it crosses to negative then turn it off. This is not *good* PWM. But it might be good enough.


#### **Aside: PRU PWM Implementation**

For even the most complicated of PWM synthesis we can think of at present, the PRU GPIO toggling implementation could be realized as a simple lop that sleeps for each subsequent duration in an array and toggles. i.e. The ARM host creates an array of 'sleep values' based on the select PWM synthesis method; the PRU receives this sleep array and processes it by turning-on the GPIO then sleeping for the number of cycles given by the next value in the array, the turning it off and sleeping etc.

```
while ! array_from_ARM_host.empty():
    gpio_on()
    __delay_cycles(array_from_ARM_host.pop())
    gpio_off()
    __delay_cycles(array_from_ARM_host.pop())
```

We will assume the PRU is implemented this way and so let's create a function to visualize the operation of PRU if it were implemented this way.


```
In [157]:
                1
                   def plot_viz_pru(array_from_ARM_host):
                2
                       times = np.zeros(0, np.uint32)
                3
                       vals = np.zeros(0, np.float32)
                4
                5
                       val = 1
                6
                       time = 0
                7
                       vals = np.append(vals, val)
                8
                       times = np.append(times, time)
                9
               10
                       pos = None
                       for pos in range(len(array_from_ARM_host) - 1):
               11
               12
                           sleep = array_from_ARM_host[pos]
                           time = time + sleep
               13
               14
               15
                           vals = np.append(vals, val)
                           times = np.append(times, time)
               16
               17
                           val = 0 if val != 0 else 1
               18
               19
                           vals = np.append(vals, val)
               20
                           times = np.append(times, time)
               21
               22
                       if not pos is None:
               23
                           vals = np.append(vals, val)
               24
                           times = np.append(times, time + array_from_ARM_host[pos+1])
               25
                       plt.plot(times, vals)
               26
               27
                   %matplotlib notebook
               28
               29
                   plot_viz_pru([2,2,1,1])
               30
                   plt.show()
```




## **Doing the Dumbest Way**

Back to being dumb. We'll walk all the samples we're given and whenever they cross zero, we'll mark a 'sleep' time. At the beginning, if the initial direction is down we will add a zero-sleep as a cheat. Then we'll plot the result.

```
def dumbest_pwm(signal):
In [158]:
                1
                2
                       sleeps = np.zeros(0, np.uint32)
                3
                       if signal[0] < 0:</pre>
                4
                           sleeps = np.append(sleeps, 0)
                5
                           state = 0
                6
                       else:
                7
                           state = 1
                8
                9
                       prev_t = 0
               10
                       for t in range(len(signal)):
               11
                           if state == 0:
               12
                                if signal[t] > 0:
               13
                                    state = 1
               14
                                    sleeps = np.append(sleeps, t - prev_t)
               15
                                    prev_t = t
                           else:
               16
               17
                                if signal[t] <= 0:</pre>
               18
                                    state = 0
               19
                                    sleeps = np.append(sleeps, t - prev_t)
               20
                                    prev_t = t
               21
               22
                       sleeps = np.append(sleeps, len(signal) - prev_t)
               23
               24
                       if len(sleeps) % 2 == 1:
               25
                            sleeps = np.append(sleeps, 0)
               26
               27
                       return sleeps
               28
               29 %matplotlib notebook
                   plt.plot(generate_single_chirp(pwm_samp_rate))
               30
               31 plot_viz_pru(dumbest_pwm(generate_single_chirp(pwm_samp_rate)))
               32 plt.show()
```






## **Chirp Trains**

When we generate PLC frames we will need to create trains of these chirps. In the preamble there will need to be inter-chirp delays as well.

If both arrays are "the same" the PRU can store one array of sleeps. The inverse symbol array of sleeps is the same as the normal symbol but with a zero-sleep prepended.

```
In [160]:
                  symbol = generate_single_chirp(pwm_samp_rate)
                  %matplotlib notebook
                  plt.plot(dumbest_pwm(symbol))
                  plt.plot(dumbest_pwm(-1 * symbol))
                  plt.show()
```



```
np.array_equiv( np.append(np.zeros(1, np.uint32), dumbest_pwm(symbol)),
In [10]:
    Out[10]: False
In [161]:
                 len(dumbest_pwm(symbol))
   Out[161]: 52
```

```
In [162]:  ▶ 1 len(dumbest_pwm(-1 * symbol))
Out[162]: 54
```

The PRU code can store an array of the sleeps above and 'emit' each while looping over the payload bits. In the preamble only regular symbols or silence is emitted at symbol length of 114 us. In the body both regular and inverted symbols are emitted at 100us symbol length.

The total sleeps in the PWM sleep array calculated for the chirp should be 100 us

The preamble emitting should be something like this pseudocode:

```
for bit in preamble_bits:
    if bit is True:
        emit_symbol()
        __delay_cycles(14E-6 * 200E6)
    else:
        gpio_off()
        __delay_cycles(114E-6 * 200E6)
```

The body emitting should be something like this pseudocode:

```
for bit in payload_bits:
    if bit is True:
        emit_symbol()
    else:
        -1 * emit_symbol()

#bus access time idle
gpio_off()
    __delay_cycles(12 * 114E-6 * 200E6)
```

Let's import some of the J2497 functions for generating the bit streams from the J2497 common.py file.

```
In [164]:
                1
                   def get preamble bits(preamble mid):
                2
                       mid bits = bitstring.BitArray(bytes=preamble mid)
                3
                       mid bits.reverse()
                4
                       mid bits.prepend(bitstring.ConstBitArray(bin='00'))
                5
                       mid bits.prepend(bitstring.ConstBitArray(bin='0'))
                6
                       mid bits.append(bitstring.ConstBitArray(bin='1'))
                7
                       return mid bits
                8
                9
                   def get checksum bits(payload):
               10
                       msg = str(bitstring.ConstBitArray(bytes=payload).bin)
               11
                       checksum = 0
               12
                       for n in range(0,len(msg),8):
               13
                           checksum = checksum + int(msg[n:n+8],2)
               14
               15
                       # Two's Complement (10)
                       binint = int("{0:b}".format(checksum))
               16
                                                                           # Convert to binary (1
               17
                       flipped = ~binint
                                                                           # Flip the bits (-1011
               18
                       flipped += 1
                                                                           # Add one (two's compl
               19
                       intflipped=int(str(flipped),2)
                                                                           # Back to int (-10)
               20
                       intflipped = ((intflipped + (1 << 8)) % (1 << 8)) # Over to binary (246)
                       intflipped = '{0:08b}'.format(intflipped)
               21
                                                                           # Format to one byte (
               22
               23
                       checksum bits = bitstring.BitArray(bin=intflipped)
               24
                       return checksum bits
               25
               26
                   def get payload bits(payload):
               27
                       payload_bits = bitstring.BitArray()
               28
               29
                       payload_bits.append(bitstring.ConstBitArray(bin='11111'))
               30
                       for b_int in bytes(payload):
               31
                           b_bytes = bytes([b_int])
               32
                           b_bits = bitstring.BitArray(bytes=b_bytes)
               33
                           b bits.reverse()
               34
               35
                           payload bits.append(bitstring.ConstBitArray(bin='0')) # start bit
                           payload_bits.append(b_bits) # bit-reversed byte
               36
               37
                           payload_bits.append(bitstring.ConstBitArray(bin='1')) # stop bit
               38
               39
                       checksum bits = get checksum bits(payload)
               40
                       checksum bits.reverse()
               41
               42
                       payload_bits.append(bitstring.ConstBitArray(bin='0'))
               43
                       payload_bits.append(checksum_bits)
               44
                       payload_bits.append(bitstring.ConstBitArray(bin='1'))
               45
               46
                       payload bits.append(bitstring.ConstBitArray(bin='1111111'))
               47
               48
                       return payload_bits
```

Just a couple simple tests to make sure these are operating as expected in the notebook


Out[165]: True

We'll also need to be able to create PLC signal waveforms to plot against. Let's define some utility functions -- partly from J2497\_common.py


```
In [167]:
           M
                1
                   def generate preamble signal(j1708 message, samp rate):
                2
                       chirp = generate single chirp(samp rate)
                3
                4
                       wave = numpy.zeros(0, numpy.float32)
                5
                6
                       j2497_preamble = chr(bytes(j1708_message)[0]).encode('latin-1')
                7
                       j2497 preamble bits = get preamble bits(j2497 preamble)
                8
                       for n in j2497 preamble bits:
                9
                           if not n:
               10
                               wave = numpy.append(wave, chirp)
                               wave = numpy.append(wave, numpy.zeros(int(samp rate * 114e-6) - 1
               11
               12
               13
                               wave = numpy.append(wave, numpy.zeros(int(samp rate * 114e-6)))
               14
                       return wave
               15
                   def generate payload signal(j1708 message, samp rate):
               16
               17
                       chirp = generate_single_chirp(samp_rate)
               18
               19
                       wave = numpy.zeros(0, numpy.float32)
               20
               21
                       j2497 payload bits = get payload bits(j1708 message)
               22
                       for n in j2497_payload_bits:
               23
                           if n:
               24
                               wave = numpy.append(wave, chirp)
               25
                           else:
                               wave = numpy.append(wave, chirp * -1)
               26
               27
                       #append a minimum-length bus access time idle period so that returns from
               28
               29
                       bus_access_silence = numpy.zeros(int(114e-6 * samp_rate) * 12, numpy.floa
                       wave = numpy.append(wave, bus_access_silence)
               30
               31
               32
                       return wave
               33
               34
                   preamble_test = generate_preamble_signal(b'\x0a', pwm_samp_rate)
               35
                   payload_test = generate_payload_signal(b'\x0a\x00', pwm_samp_rate)
```

Let's define some functions to create the sleeps arrays for preamble and payload

```
In [168]:
               1
                  def generate_preamble_sleeps(j1708_message, samp_rate):
                2
                       chirp_sleeps = dumbest_pwm(generate_single_chirp(pwm_samp_rate))
               3
                       sleeps = np.zeros(0, np.uint32)
               4
                5
                       j2497_preamble = chr(bytes(j1708_message)[0]).encode('latin-1')
               6
                       j2497_preamble_bits = get_preamble_bits(j2497_preamble)
               7
                       for n in j2497_preamble_bits:
               8
                           if not n:
               9
                               sleeps = numpy.append(sleeps, chirp_sleeps)
              10
                               sleeps.flat[-1] = sleeps.flat[-1] + int(114e-6 * samp_rate) - np.
              11
                               sleeps.flat[-1] = sleeps.flat[-1] + int(samp_rate * 114e-6) # ex
              12
              13
              14
                       return sleeps
              15
                  %matplotlib notebook
              16
              17
                  plt.plot(generate_preamble_signal(b'\x0a\x00', pwm_samp_rate))
              18
                  plot_viz_pru(generate_preamble_sleeps(b'\x0a\x00', pwm_samp_rate))
              19
                  plt.show()
```



```
In [169]:
           H
                1
                   def generate_payload_sleeps(j1708_message, samp_rate):
                2
                       symbol = generate_single_chirp(pwm_samp_rate)
                3
                       pos_chirp_sleeps = dumbest_pwm(symbol)
                4
                       neg_chirp_sleeps = dumbest_pwm(-1 * symbol)
                5
                6
                       sleeps = np.zeros(0, np.uint32)
                7
                8
                       j2497_payload_bits = get_payload_bits(j1708_message)
                9
                       for n in j2497_payload_bits:
                           if n:
               10
               11
                               sleeps = numpy.append(sleeps, pos chirp sleeps)
               12
                           else:
               13
                               sleeps = numpy.append(sleeps, neg_chirp_sleeps)
               14
               15
                       #append a minimum-length bus access time idle period so that returns from
               16
                       sleeps.flat[-1] = sleeps.flat[-1] + int(114e-6 * samp_rate) * 12 # exten
               17
               18
               19
                       return sleeps
               20
               21
                   payload = b' \times 0a \times 00'
               22
               23
                   %matplotlib notebook
               24
                   plt.plot(generate_payload_signal(payload, pwm_samp_rate))
               25
                   plot_viz_pru(generate_payload_sleeps(payload, pwm_samp_rate))
               26
                   plt.show()
```



So it seems we have a reasonable plan to chain together any PWM decomposition of the chirps. In this case we were testing with the 'dumbest' PWM.

# **PRU** Implementation

Sending an array of inter-bit delays from the ARM to the PRU could be really big...

Just the preamble is pretty big. It is always the same size and, in number of bits:

or in number of sleeps:

This could be even bigger if we move to smarter PWM methods.

Since the PWM emitted is a repetition of the same sleeps obtained by analysis of a chirp, we can instead send the bit sequence from the ARM to the PRU. This still let's us keep the 'secret' sauce of creating chirps more hidden in the PRU code as well.

The maximum bit sequence length for preamble is shown above: 12. For the payload the length is variable and could be unlimited if the vehicle is not moving. It's probably safe to assume we would never create something longer than 255 bytes. The existing PRU code uses 42.

At 255 bytes payload, the buffer size needed for the bits represented as bytes would be:

As a stream of bits in an array of bytes this would be 8 times smaller

The PRUs have only 8KiB of data memory. We need to fit the sleeps array for the chirp in there as well as the produce-consume ring buffer information and a length field for number of bits of payload and a bitstream for preable bit stream too.

How big does the array of chirp sleeps need to be? Using the dumbest PWM method the maximum sleep value and length of sleeps are:

So the chirp sleeps would need to be 16bit unsigned \* 52. This means we could fit a maximum ring buffer of depth calculated as follows:

, which is great -- we'll only need 16 since that was enough for the J1708 PRU code.

So, the arm host python code will send frames as sequences of bits. The memory structure in the PRU will be something like

```
typedef struct {
    uint16_t volatile bit_length;
    uint8_t volatile packed_bits[322];
} frame_t;

typedef struct {
    uint32_t volatile produce;
    uint32_t volatile consume;
    frame_t volatile frames[16];
} ring_buffer_t;

uint16_t chirp_sleeps[52];
```

Here's the array of sleeps to setup for the chirps

But the \_\_delay\_cycles macro requires an integer constant, so let's generate some code to copy and paste

For the positive symbol:

```
In [180]:
                  render_pru(dumbest_pwm(generate_single_chirp(pwm_samp_rate)))
              asm("
                      set r30, r30, 1");
               __delay_cycles(484);
                     clr r30, r30, 1");
              asm("
              __delay_cycles(467);
              asm("
                     set r30, r30, 1");
               __delay_cycles(452);
              asm("
                     clr r30, r30, 1");
               _delay_cycles(437);
                      set r30, r30, 1");
              __delay_cycles(426);
                     clr r30, r30, 1");
              __delay_cycles(414);
              asm(" set r30, r30, 1");
              __delay_cycles(403);
              asm("
                     clr r30, r30, 1");
               __delay_cycles(393);
              asm("
                     set r30, r30, 1");
               __delay_cycles(384);
              asm(" clr r30, r30, 1");
              __delay_cycles(375);
                     set r30, r30, 1");
               _delay_cycles(368);
              asm("
                     clr r30, r30, 1");
               _delay_cycles(360);
                    set r30, r30, 1");
              asm("
              __delay_cycles(353);
              asm("
                     clr r30, r30, 1");
               __delay_cycles(346);
              asm("
                      set r30, r30, 1");
              __delay_cycles(340);
                     clr r30, r30, 1");
              __delay_cycles(334);
              asm(" set r30, r30, 1");
              __delay_cycles(328);
                     clr r30, r30, 1");
              asm("
               __delay_cycles(323);
                     set r30, r30, 1");
              asm("
               __delay_cycles(318);
              asm("
                    clr r30, r30, 1");
               __delay_cycles(312);
              asm("
                     set r30, r30, 1");
               _delay_cycles(309);
                     clr r30, r30, 1");
              __delay_cycles(303);
                     set r30, r30, 1");
              __delay_cycles(300);
              asm("
                     clr r30, r30, 1");
               __delay_cycles(295);
              asm("
                     set r30, r30, 1");
                _delay_cycles(291);
              asm("
                     clr r30, r30, 1");
                _delay_cycles(288);
              asm(" set r30, r30, 1");
               __delay_cycles(284);
              asm("
                     clr r30, r30, 1");
               __delay_cycles(280);
              asm(" set r30, r30, 1");
```

\_\_delay\_cycles(277);

```
asm("
      clr r30, r30, 1");
__delay_cycles(274);
asm("
       set r30, r30, 1");
__delay_cycles(270);
asm("
      clr r30, r30, 1");
__delay_cycles(268);
      set r30, r30, 1");
__delay_cycles(264);
asm("
       clr r30, r30, 1");
__delay_cycles(262);
asm("
      set r30, r30, 1");
__delay_cycles(259);
asm("
      clr r30, r30, 1");
delay cycles(256);
asm("
       set r30, r30, 1");
__delay_cycles(254);
asm("
      clr r30, r30, 1");
__delay_cycles(249);
asm(" set r30, r30, 1");
__delay_cycles(325);
asm("
      clr r30, r30, 1");
__delay_cycles(542);
      set r30, r30, 1");
asm("
delay cycles(592);
asm(" clr r30, r30, 1");
__delay_cycles(582);
asm("
      set r30, r30, 1");
__delay_cycles(573);
asm("
       clr r30, r30, 1");
__delay_cycles(563);
      set r30, r30, 1");
__delay_cycles(555);
asm("
      clr r30, r30, 1");
__delay_cycles(546);
asm("
       set r30, r30, 1");
__delay_cycles(538);
asm("
      clr r30, r30, 1");
__delay_cycles(531);
asm(" set r30, r30, 1");
__delay_cycles(523);
asm("
       clr r30, r30, 1");
__delay_cycles(517);
asm("
       set r30, r30, 1");
__delay_cycles(509);
asm(" clr r30, r30, 1");
__delay_cycles(504);
```

Then for the negative symbol:

```
In [181]:
               1 render_pru(dumbest_pwm(-1 * generate_single_chirp(pwm_samp_rate)))
               _aeiay_cycies(325);
             asm(" set r30, r30, 1");
              __delay_cycles(542);
             asm(" clr r30, r30, 1");
              __delay_cycles(592);
             asm(" set r30, r30, 1");
              __delay_cycles(582);
             asm(" clr r30, r30, 1");
              __delay_cycles(573);
             asm(" set r30, r30, 1");
              __delay_cycles(563);
             asm(" clr r30, r30, 1");
              __delay_cycles(555);
             asm(" set r30, r30, 1");
              __delay_cycles(546);
             asm(" clr r30, r30, 1");
              __delay_cycles(538);
             asm(" set r30, r30, 1");
              __delay_cycles(531);
             asm(" clr r30, r30, 1");
```

To optimize, we are going to avoid 'sending' the predictable prepends and appends of the preamble and payload to the PRU; we'll use a struct like this:

```
#define TX_FRAME_LEN 42

typedef struct {
    uint8_t volatile length;
    uint8_t volatile preamble; /* all the bits, without prepended 00, 0 or ap

pended 1*/
    uint8_t volatile payload[TX_FRAME_LEN]; /* all the bits, including checks

um, without 11111 prepended or 11111 appended */
} tx_frame_t;

#define TX_RING_BUFFER_LEN 16

typedef struct {
    uint32_t volatile produce;
    uint32_t volatile consume;
    tx_frame_t volatile frames[TX_RING_BUFFER_LEN];
} tx_ring_buffer_t;
```

so here are some functions defined to mimic what we should send to the PRU


```
In [182]:
                1
                   def get checksum bits(payload):
                2
                       msg = str(bitstring.ConstBitArray(bytes=payload).bin)
                3
                       checksum = 0
                4
                       for n in range(0,len(msg),8):
                5
                           checksum = checksum + int(msg[n:n+8],2)
                6
                7
                       # Two's Complement (10)
                8
                       binint = int("{0:b}".format(checksum))
                                                                           # Convert to binary (1
               9
                       flipped = ~binint
                                                                           # Flip the bits (-1011
               10
                       flipped += 1
                                                                           # Add one (two's compl
                       intflipped=int(str(flipped),2)
               11
                                                                           # Back to int (-10)
               12
                       intflipped = ((intflipped + (1 << 8)) % (1 << 8)) # Over to binary (246)
                       intflipped = '{0:08b}'.format(intflipped)
               13
                                                                           # Format to one byte (
               14
               15
                       checksum bits = bitstring.BitArray(bin=intflipped)
                       return checksum_bits
               16
               17
               18
                   def get special preamble bits(preamble mid):
               19
                       mid_bits = bitstring.BitArray(bytes=preamble_mid)
               20
                       return mid bits
               21
               22
                   def get special payload bits(payload):
               23
                       payload bits = bitstring.BitArray()
               24
               25
                       for b_int in bytes(payload):
                           b bytes = bytes([b int])
               26
               27
                           b_bits = bitstring.BitArray(bytes=b_bytes)
               28
                           b bits.reverse()
               29
                           payload bits.append(bitstring.ConstBitArray(bin='0')) # start bit
               30
               31
                           payload_bits.append(b_bits) # bit-reversed byte
               32
                           payload_bits.append(bitstring.ConstBitArray(bin='1')) # stop bit
               33
               34
                       checksum bits = get checksum bits(payload)
               35
                       checksum bits.reverse()
               36
               37
                       payload_bits.append(bitstring.ConstBitArray(bin='0'))
               38
                       payload_bits.append(checksum_bits)
               39
                       payload bits.append(bitstring.ConstBitArray(bin='1'))
               40
               41
                       payload_bits.reverse()
               42
               43
                       return payload_bits
```

So for example of preamble and payload, we can use

hex 0a


# **Tuning Based on Capture**

We implemented the above and got an oscilloscope capture at the point after the filters on the DG tech diagnostics adapter.



```
In [37]:
               1
                  def plot_capture1(samp_rate):
               2
                      df = pd.read csv('first gpiopwm 0a00.csv')
                      df = df[ df['time'] >= 0.00137472 ] # manually-selected start of symbol
               3
               4
               5
                      #df['voltage'] = df['voltage'] * -1
                      df['voltage'] = df['voltage'] - df['voltage'].mean()
               6
               7
                      df['voltage'] = df['voltage'] / df['voltage'].max()
               8
               9
                      df['time'] = df['time'] * samp_rate
              10
                      df['time'] = df['time'] - df['time'].values[0]
              11
              12
                      plt.plot(df['time'], df['voltage'])
```

We can overlay one normalized symbol on top of the syntetic symbol




The filtering of the input to the P485 here on the DG tech gives a pretty decent result. We can safely assume that other targets will have filtering roughly as robust.

There does appear to be some 'drift' of the peaks. There is probably a cycle\_delay and loop overhead that needs to be accounted for in the code.


## **Tuning via the Preamble**

We modified the PRU code to send only the preamble and captured a signal after the DG tech filters as before.




```
def plot capture2(samp rate):
In [40]:
               1
               2
                      df = pd.read_csv('first_gpiopwm_0a00_preambleonly.csv')
                      df = df[ df['time'] >= -6.23963e-6 ] # manually-selected start of symbol
               3
               4
               5
                      #df['voltage'] = df['voltage'] * -1
                      df['voltage'] = df['voltage'] - df['voltage'].mean()
               6
               7
                      df['voltage'] = df['voltage'] / df['voltage'].max()
               8
               9
                      df['time'] = df['time'] * samp_rate
              10
                      df['time'] = df['time'] - df['time'].values[0]
              11
              12
                      plt.plot(df['time'], df['voltage'])
```

We can overlay the capture of preamble-only on-top-of the same synthesized preamble.



They align pretty well at a high level.

Let's look closer at one single symbol.




```
In [43]: N 1 12826-12597
```

Out[43]: 229

The duration might be a little long.

Let's look at the last (superior symbol)



By the time we are at the 10th symbol in the preamble, the PWM is slow

```
In [45]:  1 205920-205201
Out[45]: 719
```

by 719 samples @ 200 MHz

# **Investigating the Delays**

We'll look into the assembly generated by the compiler to see where delays are being introduced that might pile up to ~720 cycles. Things that are potential (and obvious) so should be considered first

- 1. function call overhead. we hhave judicious use of \_\_inline but we did hit a limit where we couldn't inline everything because the chirp emit bitbanging is very long and inlining more than one of those ends up crashing the assembler
- 2. loop overhead
- 3. unexpect instruction cycle counts
- 4. interrupts to the PRU

Let's look at the last thing first. 4) interrupts to the processor should be simple to fix: mask interrupts while emitting PLC symbols.

Looking for 3) unexpected intruction cycle counts: the TI wiki

are some exceptions which we will list here

https://processors.wiki.ti.com/index.php/Programmable\_Realtime\_Unit#Load\_.2F\_Store\_Instructions (https://processors.wiki.ti.com/index.php/Programmable\_Realtime\_Unit#Load\_.2F\_Store\_Instructions) lists instruction counts for most instructions. Pretty much everything is 1 clock cycle per instruction. There

cycle counts	long time instructions
1 + WdCnt (VBUS) or 2 + WdCnt (VBUSP)	LBBO
1 + WdCnt	SBBO
1 + WdCnt (VBUS) or 2 + WdCnt (VBUSP)	LBCO
1 + WdCnt	SBCO
IF fw = fs 2+((fc*fw+3)/4) ELSE 2+fc This is a worst case cycle count. Matching scans could take fewer cycles.	SCAN
1 to infinity	SLP

There is also some unexpected instruction timings when the instructions go off to access DDR as opposed to the 'on-die' PRU memory. c.f.

https://groups.google.com/forum/#!topic/beagleboard/6tZfe7kBEOw (https://groups.google.com/forum/#!topic/beagleboard/6tZfe7kBEOw) . In that thread 'Marcelo' offers some measurements of cycle count on instructions when they go out to DDR vs SRAM

long time DRAM or SRAM instruct	ctions Marcelo's cycle co	unts
L	LBBO	3
L	LBCO	3
SBBO		2
SBCO		2
long time DDR instructions	Marcelo's cycle counts	
LBBO	43+ (43.3 avg of 1000)	

We can use the above cycle count summaries in estimating cycle count of our code.

According to <a href="https://github.com/cdsteinkuehler/linuxcnc/blob/MachineKit-ubc/src/hal/drivers/hal\_pru\_generic/pru\_generic.p#L135">https://github.com/cdsteinkuehler/linuxcnc/blob/MachineKit-ubc/src/hal/drivers/hal\_pru\_generic/pru\_generic.p#L135</a>

<u>ubc/src/hal/drivers/hal\_pru\_generic/pru\_generic.p#L135)</u> any writes to the GPIOs takes 2 cycles but the CPIO logic only updates every 8 cycles. Furthermore, the write instructions to the PGIOs will only stay 2 cycles long for the first 20 in sequence, after that there will be stalls and the write instruction will take 8 cycles. We will need to ensure we don't have sleeps tighter than 8 cycles -- this makes the PRU GPIO PWM rate 25 MHz not 200MHz

As for (2) loop overhead, the PRU compiler implements loops like this:

```
LDI r1, 0x02c8 ; [] |507| length

||$C$L6||:

XXXXX your stuff XXXXX

SUB r1, r1, 0x01 ; [] |329| length,length

QBNE ||$C$L6||, r1, 0x00 ; [] |329| length
```

So each time through a loop costs 2 cycles and 1 extra cycle for loop setup.

Let's look at function call overhead...

• For a function of , e.g. 42 sized stack

```
SUB r2, r2, 0x2a ; []
SBBO &r3.b2, r2, 0, 42 ; []
XXXXXX your stuff XXXXX
LBBO &r3.b2, r2, 0, 42 ; []
ADD r2, r2, 0x2a ; []
JMP r3.w2 ; []
```

it isn't clear why this `emit\_pos\_symbol` has a stack size of 42 in the first place. Nevertheless the overhead in this case is 1 + 1 + 42/4 + 1 + 1 + 42/4 + 1 + 1

· For a function of zero stack there is zero overhead

The function above with a 42-deep stack is <code>emit\_pos\_symbol</code> it isn't clear why this function doesn't have zero sized stacked. Neither commenting out some <code>asm()</code> statements nor some <code>delay\_cycles</code> made the function stack smaller.

Then something totally unexpected; the mix of delay\_cycles and inline asm seems to get mov instructions inserted...

So what to do about it?

- A) cycle-count the instructions and adapt the timings to delay\_cycles so that they are shorter to compensate for this. The problem here could be that occasional DDR accesses end up causing longer than modeled delays
- B) Change the code to have wait-sync points where the code sleeps until the cycle counter is at or passed an expected time. We don't know how to code this at present, but it seems possible based on at least forum comments. This alone probably won't be enough when the PRU is emitting the symbols in

the PLC body because the symbols need to be emitted back-to-back. There's no 'big delays' after the symbols so the symbol emitting would need to be written to use wait-sync points throughout.

We need to check the delays for nothing less than 8 cycle sleeps. Otherwise these transitions are lost.

We also need to think about code reuse. We can't inline everything. There needs to be functions. So the functions need to have 'zero delay' in their final statements and callers need to implement the right amount of dealy after their calls depending on where they are called (e.g. in a loop or in straight code).

For B) there is actually an example of how to use the PRU CYCLE register in <a href="https://theembeddedkitchen.net/beaglelogic-building-a-logic-analyzer-with-the-prus-part-1/449">https://theembeddedkitchen.net/beaglelogic-building-a-logic-analyzer-with-the-prus-part-1/449</a>)

```
MOV
      R1, CTPPR 0
                          // C28 = 00 0220 00h = PRU0 CFG Registers
MOV
      R2, 0x00000220
      &R2, R1, 0, 4
SBB0
LBCO
      &R1, C28, 0, 4
                      // Enable CYCLE counter
      R1, 3
SET
SBCO
      &R1, C28, 0, 4
LBCO &R1, C28, 0xC, 4
                        // Load "before" cycle count into R1
// your assembly code here
                        // Load "after" cycle count into R2
LBCO &R2, C28, 0xC, 4
```

This seems like the ideal timing method but I'm not quite sure how to loop-until value unless we also have a way to jam the cycle counter to 0...

We can't just convert the emit symbol function into a loop so that it can be inlined because \_\_delay\_cycles is a compiler intrinsic that required the argument be a constant. I think it is the register file being preserved since the \_\_delay\_cycles emitted by the compiler are using a mix of registers and LDI/LDI32

#### TODO:

[Y] add a copy-to-stack per frame before emitting symbols

[Y] move toggling to inside of a loop and compensate for loop overhead and possibly compensate for inserted mov instructions too

[Y] get to 1-2 cycle function call overhead by zero stack or inlining

[Y] remove the last delay\_cycles from functions and make the caller wait.

[N] supress interrupts around the symbol emitting

# Generate ASM to avoid large stack frame call overhead

AS seen above, functions that make many calls to delay\_cycles incur a large stack frame overhead as the compiler mixes and matches allocation of registers to the scratch counter for that intrinsic. Let's generate our own assembly function for emit\_pos\_symbol and emit\_neg\_symbol.

The PRU CGT calling convention lists r0,r1,r14-r24 as save-on-call registers. We have some sleeps that are greater than 255 so we will need to use LDI32 and register from that group that is compatible with that instruction. The following should do for delay cycles:

```
LDI32 r0, %d
$1: SUB r0, r0, 1
QBNE $1, r0, 0
```

where we will pass math.floor(cycles/2 - 1) for %d

NB: whereas <a href="http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf">http://www.ti.com/lit/ug/spruhv7b/spruhv7b/spruhv7b.pdf</a> clearly stats R0 is a save-on-call register, the assembly generated by function calls in a for loop does not preseve r0 in my testing; r1 seems like a safer choice

```
def render asm sleep(cycles):
In [61]:
               1
                      print('''\
               2
               3
                  asm("
                               .newblock");
                  asm("
                                        r1, %d");
               4
                               LDI32
               5
                  asm("$1:
                               SUB
                                        r1, r1, 1");
                  asm("
               6
                               OBNE
                                        $1, r1, 0");\
                      ''' % math.floor(cycles/2 - 1))
               7
               8
               9
                  def render_asm_emit_pos_symbol(sleeps):
                      for i in range(int(len(sleeps)/2)-2):
              10
                          print('asm("
                                               SET\tr30, r30, 1");')
              11
              12
                          render_asm_sleep(sleeps[i*2] - 1)
              13
                          print('asm("
                                              CLR\tr30, r30, 1");')
              14
                          render_asm_sleep(sleeps[i*2 + 1] - 1)
                               'asm("
                                               SET\tr30, r30, 1");')
              15
                      print(
                      render asm sleep(sleeps[len(sleeps) - 2] - 1)
              16
              17
                      print('// caller is responsible for %d cycle delay' % sleeps[len(sleeps)
              18
              19
                  render_asm_emit_pos_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)))
              20
             asm("
                           QBNE
                                    $1, r1, 0");
             asm("
                           CLR
                                      r30, r30, 1");
             asm("
                           .newblock");
             asm("
                           LDI32
                                    r1, 186");
             asm("$1:
                           SUB
                                    r1, r1, 1");
             asm("
                           QBNE
                                    $1, r1, 0");
             asm("
                           SET
                                     r30, r30, 1");
             asm("
                           .newblock");
             asm("
                           LDI32
                                    r1, 182");
             asm("$1:
                           SUB
                                    r1, r1, 1");
             asm("
                           QBNE
                                    $1, r1, 0");
             asm("
                          CLR
                                      r30, r30, 1");
             asm("
                           .newblock");
             asm("
                                    r1, 178");
                           LDI32
             asm("$1:
                           SUB
                                    r1, r1, 1");
                           QBNE
                                    $1, r1, 0");
             asm("
             asm("
                                      r30, r30, 1");
                           SET
             asm("
                           .newblock");
             asm("
                                    r1, 175");
                           LDI32
```

Testing that through the compiler: it results in many warnings but also gives a zero-stack function and links successfully.

```
In [62]:
                  def render asm emit neg symbol(sleeps):
                      for i in range(int(len(sleeps)/2)-2):
               2
               3
                          print('asm("
                                               CLR\tr30, r30, 1");')
               4
                          render asm sleep(sleeps[i*2] - 1)
               5
                          print('asm("
                                               SET\tr30, r30, 1");')
               6
                          render asm sleep(sleeps[i*2 + 1] - 1)
               7
                      print(
                                 'asm("
                                               CLR\tr30, r30, 1");')
               8
                      render_asm_sleep(sleeps[len(sleeps) - 2] - 1)
               9
                      print('// caller is responsible for %d cycle delay' % sleeps[len(sleeps)
              10
              11
                  render asm emit neg symbol(dumbest pwm(generate single chirp(pwm samp rate)))
              12
             asııı
                           ) E I
                                     ר , שכיו , שכיו
             asm("
                           .newblock");
             asm("
                                    r1, 232");
                          LDI32
             asm("$1:
                          SUB
                                    r1, r1, 1");
             asm('
                           QBNE
                                    $1, r1, 0");
                          CLR
             asm("
                                      r30, r30, 1");
             asm("
                          .newblock");
             asm("
                                    r1, 224");
                           LDI32
             asm("$1:
                          SUB
                                    r1, r1, 1");
                           QBNE
             asm("
                                    $1, r1, 0");
             asm("
                          SET
                                      r30, r30, 1");
             asm("
                          .newblock");
             asm("
                          LDI32
                                    r1, 217");
             asm("$1:
                          SUB
                                    r1, r1, 1");
             asm("
                           QBNE
                                    $1, r1, 0");
                                      r30, r30, 1");
             asm("
                          CLR
             asm("
                           .newblock");
             asm("
                           LDI32
                                    r1, 211");
             asm("$1:
                           SUB
                                    r1, r1, 1");
             asm("
                           QBNE
                                    $1, r1, 0");
```

# **Second Attempt**

We implemented calls to the above emitting functions and included the other planned actions:

[Y] add a copy-to-stack per frame before emitting symbols

[Y] move toggling to inside of a loop and compensate for loop overhead and possibly compensate for inserted mov instructions too


[Y] get to 1-2 cycle function call overhead by zero stack or inlining

[Y] remove the last delay\_cycles from functions and make the caller wait.


[N] supress interrupts around the symbol emitting

There didn't appear to be a way to mask interrupts for the PRU so this was skipped.


We setup sending of 0xaa preamble only and captured an waveform as before.




```
def plot_capture3(samp_rate):
In [71]:
              1
               2
                      df = pd.read_csv('tune1_gpiopwm_0a00_preambleonly.csv')
                      df = df[ df['time'] >= -6.17318e-06 ] # manually-selected start of symbol
              3
              4
               5
                      #df['voltage'] = df['voltage'] * -1
                     df['voltage'] = df['voltage'] - df['voltage'].mean()
              6
              7
                      df['voltage'] = df['voltage'] / df['voltage'].max()
               8
                      df['time'] = df['time'] * samp_rate
              9
             10
                      df['time'] = df['time'] - df['time'].values[0]
             11
             12
                      plt.plot(df['time'], df['voltage'])
             13
                 %matplotlib notebook
             14
                 plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
             15
                 plot capture3(pwm samp rate)
             16
             17
                 plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
             18
                 plt.show()
```



This time, the symbols are far to short...





# The problem

I think we generated the assembly wrong this time around.


```
def render_asm_sleep(cycles):
In [77]:
          H
                      print('''\
               2
               3
                  asm("
                                .newblock");
                  asm("
                               LDI32
                                         r1, %d ; sleep %d cycles total");
               5
                  asm("$1:
                               SUB
                                         r1, r1, 1");
                  asm("
                                         $1, r1, 0");\
                               QBNE
                       ''' % (math.floor(cycles/2 - 1), cycles) )
               7
```

```
In [78]:
              1
                  def render_asm_emit_pos_symbol(sleeps):
               2
                      def render_pos_toggle(index):
              3
                          if index % 2 == 0:
               4
                              print('asm("
                                                  SET\tr30, r30, 1");')
               5
                          else:
               6
                              print('asm("
                                                  CLR\tr30, r30, 1");')
              7
                      for i in range(len(sleeps)-1):
               8
                          render pos toggle(i)
              9
                          render_asm_sleep(sleeps[i] - 1)
              10
                      render_pos_toggle(len(sleeps) - 1)
                      print('// caller is responsible for %d cycle delay' % sleeps[len(sleeps)
              11
              12
                  render_asm_emit_pos_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)))
              13
```


```
asm("
             SET
                         r30, r30, 1");
asm("
             .newblock");
asm("
                       r1, 240; sleep 483 cycles total");
             LDI32
asm("$1:
             SUB
                       r1, r1, 1");
asm("
                       $1, r1, 0");
             QBNE
asm("
             CLR
                         r30, r30, 1");
asm("
             .newblock");
asm("
                       r1, 232; sleep 466 cycles total");
             LDI32
                       r1, r1, 1");
asm("$1:
             SUB
             QBNE
asm("
                       $1, r1, 0");
asm("
             SET
                         r30, r30, 1");
asm("
             .newblock");
                       r1, 224; sleep 451 cycles total");
asm("
             LDI32
                       r1, r1, 1");
asm("$1:
             SUB
asm("
             QBNE
                       $1, r1, 0");
asm("
             CLR
                         r30, r30, 1");
asm("
             .newblock");
asm("
             LDI32
                       r1, 217; sleep 436 cycles total");
                       r1, r1, 1");
asm("$1:
             SUB
             ^ DAIL
```


```
In [79]:
               1
                  def render_asm_emit_neg_symbol(sleeps):
               2
                      def render_neg_toggle(index):
               3
                          if index % 2 == 0:
               4
                              print('asm("
                                                   CLR\tr30, r30, 1");')
               5
                          else:
               6
                              print('asm("
                                                   SET\tr30, r30, 1");')
               7
                      for i in range(len(sleeps)-1):
               8
                          render neg toggle(i)
               9
                          render_asm_sleep(sleeps[i] - 1)
              10
                      render_neg_toggle(len(sleeps) - 1)
                      print('// caller is responsible for %d cycle delay' % sleeps[len(sleeps)
              11
              12
                  render_asm_emit_neg_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)))
              13
                                      r30, r30, 1");
             asm("
                           CLR
             asm("
                           .newblock");
             asm("
                           LDI32
                                    r1, 240; sleep 483 cycles total");
             asm("$1:
                                    r1, r1, 1");
                           SUB
             asm("
                           QBNE
                                    $1, r1, 0");
             asm("
                           SET
                                      r30, r30, 1");
             asm("
                           .newblock");
             asm("
                           LDI32
                                    r1, 232; sleep 466 cycles total");
             asm("$1:
                           SUB
                                    r1, r1, 1");
             asm("
                           QBNE
                                    $1, r1, 0");
             asm("
                           CLR
                                      r30, r30, 1");
             asm("
                           .newblock");
             asm("
                           LDI32
                                    r1, 224; sleep 451 cycles total");
             asm("$1:
                                    r1, r1, 1");
                           SUB
                           QBNE
             asm("
                                    $1, r1, 0");
             asm("
                           SET
                                      r30, r30, 1");
             asm("
                           .newblock");
             asm("
                                    r1, 217; sleep 436 cycles total");
                           LDI32
             asm("$1:
                           SUB
                                    r1, r1, 1");
```

So we used the above rendering of asm functions instead to see.



```
In [127]:
                   def plot_tune2(samp_rate):
                2
                       df = pd.read_csv('tune2_gpiopwm_0a00_preambleonly.csv')
                3
                       df = df[ df['time'] >= -6.07377e-6 ] # manually-selected start of symbol
                4
                5
                       #df['voltage'] = df['voltage'] * -1
                      df['voltage'] = df['voltage'] - df['voltage'].mean()
                6
                7
                       df['voltage'] = df['voltage'] / df['voltage'].max()
                8
                       df['time'] = df['time'] * samp_rate
               9
               10
                       df['time'] = df['time'] - df['time'].values[0]
               11
               12
                       plt.plot(df['time'], df['voltage'])
               13
               14
                  %matplotlib notebook
                  plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               15
                  plot_tune2(pwm_samp_rate)
               16
                  plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
               17
                  plt.show()
```





The last negative symbol in the preamble is now a little early by 162 cycles


### **The Next Problem**

Maybe we're still sleeping too little in the symbols emitted. Let's try some more sleep cycles in the symbol and at ends


```
In [103]:
                1
                   def render_asm_sleep(cycles):
                       print('''\
                2
                3
                       asm("
                                     .newblock");
                4
                       asm("
                                     LDI32
                                              r1, %d; sleep %d cycles total");
                5
                       asm("$1:
                                     SUB
                                              r1, r1, 1");
                       asm("
                6
                                     OBNE
                                              $1, r1, 0");\
                       ''' % (math.floor((cycles - 1)/2), cycles) )
                7
In [104]:
           H
                   def render pos toggle(index):
                1
                       if index % 2 == 0:
                2
                                       asm("
                3
                           print('
                                                    SET\tr30, r30, 1");')
                4
                       else:
                5
                                                    CLR\tr30, r30, 1");')
                           print('
                                       asm("
                6
                7
                   def render_neg_toggle(index):
                8
                       render_pos_toggle(index + 1)
                9
                   def render asm emit symbol(sleeps, toggler):
               10
                       for i in range(len(sleeps)-1):
               11
               12
                           toggler(i)
                            render asm sleep(sleeps[i])
               13
               14
                       toggler(len(sleeps) - 1)
                                 // caller is responsible for %d cycle delay' % sleeps[len(slee
               15
                       print('
               16
                  render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               17
                   asm("
                                SET
                                       r30, r30, 1");
                   asm("
                                .newblock");
                  asm("
                                LDI32
                                          r1, 241; sleep 484 cycles total");
                   asm("$1:
                                          r1, r1, 1");
                                SUB
                   asm("
                                QBNE
                                          $1, r1, 0");
                   asm("
                                CLR
                                       r30, r30, 1");
                   asm("
                                .newblock");
                                         r1, 233; sleep 467 cycles total");
                   asm("
                                LDI32
                   asm("$1:
                                SUB
                                          r1, r1, 1");
                   asm("
                                QBNE
                                          $1, r1, 0");
                  asm("
                                SET
                                       r30, r30, 1");
                   asm("
                                .newblock");
                   asm("
                                          r1, 225; sleep 452 cycles total");
                                LDI32
                   asm("$1:
                                SUB
                                          r1, r1, 1");
                   asm("
                                QBNE
                                          $1, r1, 0");
                   asm("
                                CLR
                                       r30, r30, 1");
                  asm("
                                .newblock");
                   asm("
                                LDI32
                                          r1, 218; sleep 437 cycles total");
                   asm("$1:
                                SUB
                                          r1, r1, 1");
                                ^_...
```


```
In [105]:
           M
                   render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
                                        r30, r30, 1");
                   asm("
                                CLR
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                          r1, 241; sleep 484 cycles total");
                   asm("$1:
                                          r1, r1, 1");
                                SUB
                  asm("
                                          $1, r1, 0");
                                QBNE
                   asm("
                                SET
                                        r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                          r1, 233; sleep 467 cycles total");
                   asm("$1:
                                          r1, r1, 1");
                                SUB
                                          $1, r1, 0");
                   asm("
                                QBNE
                  asm("
                                        r30, r30, 1");
                                CLR
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                          r1, 225; sleep 452 cycles total");
                  asm("$1:
                                          r1, r1, 1");
                                SUB
                  asm("
                                QBNE
                                          $1, r1, 0");
                  asm("
                                SET
                                        r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                          r1, 218; sleep 437 cycles total");
                                          r1, r1, 1");
                   asm("$1:
                                SUB
```

We implemented the above to see



```
In [111]:
               1
                   def plot_tune3(samp_rate):
                2
                       df = pd.read_csv('tune3_gpiopwm_0a00_preambleonly.csv')
                3
                       df = df[ df['time'] >= -6.19825e-6 ] # manually-selected start of symbol
                4
                5
                       #df['voltage'] = df['voltage'] * -1
                       df['voltage'] = df['voltage'] - df['voltage'].mean()
                6
                7
                       df['voltage'] = df['voltage'] / df['voltage'].max()
                8
                       df['time'] = df['time'] * samp_rate
               9
               10
                       df['time'] = df['time'] - df['time'].values[0]
               11
               12
                       plt.plot(df['time'], df['voltage'])
               13
               14
                  %matplotlib notebook
                  plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               15
                  plot_tune3(pwm_samp_rate)
               16
                  plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
               17
               18
                  plt.show()
               19
```






Which removed too many sleeps since now the signal is 449 cycles too slow on the last negative symbol

```
In [110]: 1 205649 - pwm_samp_rate * 114e-6 * 9
Out[110]: 449.0
```


### **The Next Next Problem**


That was obviously to many sleeps added. We'll try to use the previous delay\_cycles-like LDI32 calculation but not adjust the target number of sleep cycles by the 1-cycle cost of the GPIO toggling instruction.

```
In [116]:
           М
                1
                   def render asm sleep(cycles):
                2
                       print('''\
                3
                       asm("
                                     .newblock");
                       asm("
                4
                                     LDI32
                                              r1, %d; sleep %d cycles total");
                5
                       asm("$1:
                                     SUB
                                              r1, r1, 1");
                       asm("
                                     OBNE
                                              $1, r1, 0");\
                6
                7
                        ''' % (math.floor(cycles/2) - 1, cycles) )
                8
                9
                   def render_pos_toggle(index):
               10
                       if index % 2 == 0:
               11
                           print('
                                                    SET\tr30, r30, 1");')
                                       asm("
               12
                       else:
                                                    CLR\tr30, r30, 1");')
               13
                           print('
                                       asm("
               14
               15
                   def render_neg_toggle(index):
               16
                       render pos toggle(index + 1)
               17
               18
                   def render asm emit symbol(sleeps, toggler):
               19
                       for i in range(len(sleeps)-1):
               20
                           toggler(i)
                           render_asm_sleep(sleeps[i])
               21
               22
                       toggler(len(sleeps) - 1)
               23
                                  // caller is responsible for %d cycle delay' % sleeps[len(slee
                       print('
               24
                   print('void emit_pos_symbol() {')
               25
                   render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               27
                   print('}\n')
               28
               29
                   print('void emit neg symbol() {')
                   render asm emit symbol(dumbest pwm(generate single chirp(pwm samp rate)), ren
               30
                   print('}\n')
               31
              void emit_pos_symbol() {
                  asm("
                                SET
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                         r1, 241; sleep 484 cycles total");
                                LDI32
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                OBNE
                                         $1, r1, 0");
                  asm("
                                CLR
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                         r1, 232; sleep 467 cycles total");
                                LDI32
                  asm("$1:
                                         r1, r1, 1");
                                SUB
                  asm("
                                         $1, r1, 0");
                                QBNE
                  asm("
                                SET
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                         r1, 225; sleep 452 cycles total");
                                LDI32
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                QBNE
                                         $1, r1, 0");
                  asm("
                                CLR
                                       r30, r30, 1");
                  asm(
                                .newblock");
                                         r1, 217; sleep 437 cycles total");
                  asm("
                                LDI32
```



```
In [125]:
               1
                   def plot_tune4(samp_rate):
                2
                       df = pd.read_csv('tune4_gpiopwm_0a00_preambleonly.csv')
                       df = df[ df['time'] >= -6.26768e-06] # manually-selected start of symbol
               3
               4
                5
                       #df['voltage'] = df['voltage'] * -1
                      df['voltage'] = df['voltage'] - df['voltage'].mean()
               6
               7
                       df['voltage'] = df['voltage'] / df['voltage'].max()
               8
                      df['time'] = df['time'] * samp_rate
               9
                       df['time'] = df['time'] - df['time'].values[0]
              10
              11
              12
                       plt.plot(df['time'], df['voltage'])
              13
              14
                  %matplotlib notebook
                  plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
              15
                  plot_tune4(pwm_samp_rate)
              16
              17
                  plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
              18
                  plt.show()
```





Once again too slow by about 500 cycles

### Tune 5: Tune Harder...

That last result doesn't make much sense -- unless the cycles to sleep are alway odd so the change had no impact. We might also be observing the impact of the /8 in the GPIO output clocking; i.e. the GPIO outputs are sync'd to a 200MHz/8 clocks = 25MHz with a minimum period of

```
In [124]: N 1 1/25E6
Out[124]: 4e-08

1 But that is still small enough to not account for a 450 cycle difference.
2
```

```
Looking at the end of the first symbol emitted in the 'tune4' attempt we can see that it is 187 samples too long.

Recall, the length of the PWM 'sleeps' we are emitting is 52
```


```
In [126]: 🔰 1 len(sleeps)
```

Out[126]: 52


So, in this case, there might as much as 3 cycles slept-too-many per PWM sleep...

```
In [144]:
                1
                   def render_asm_sleep(cycles):
                2
                       print('''\
                3
                       asm("
                                    .newblock");
                4
                       asm("
                                    LDI32
                                              r1, %d; sleep %d cycles total");
                5
                       asm("$1:
                                    SUB
                                              r1, r1, 1");
                       asm("
                                    OBNE
                                              $1, r1, 0");\
                6
                7
                       % (math.floor((cycles - 2)/2), cycles) )
                8
                9
                   def render pos toggle(index):
               10
                       if index % 2 == 0:
               11
                           print('
                                      asm("
                                                    SET\tr30, r30, 1");')
               12
                       else:
               13
                           print('
                                      asm("
                                                    CLR\tr30, r30, 1");')
               14
                   def render_neg_toggle(index):
               15
                       render pos toggle(index + 1)
               16
               17
               18
                   def render asm emit symbol(sleeps, toggler):
               19
                       for i in range(len(sleeps)-1):
               20
                           toggler(i)
               21
                           render asm sleep(sleeps[i]
               22
                                                - 0 #custom fudge factor
               23
               24
                       toggler(len(sleeps) - 1)
               25
                                 // caller is responsible for %d cycle delay' % sleeps[len(slee
               26
               27
                   print('''
               28
                  // WARNING: we use r1 here because it appeared to be a safe choice when looki
                   // the caller. R0 is also listed as a save-on-call register in the calling
               29
               30
                   // conventions in http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf but it turne
               31
                   // out not to be a good choice. YMMV.\
                   ''')
               32
                  print('void emit_pos_symbol() {')
               33
               34
                   render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               35
                   print('}\n\n#define EMIT POS SYMBOL FINAL CYCLES 504')
               36
                   print('''
               37
               38
                  // WARNING: we use r1 here because it appeared to be a safe choice when looki
                  // the caller. R0 is also listed as a save-on-call register in the calling
               40
                  // conventions in http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf but it turne
               41
                  // out not to be a good choice. YMMV.\
                  ''')
               42
               43 print('void emit_neg_symbol() {')
               44 render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               45 | print('}\n\n#define EMIT NEG SYMBOL FINAL CYCLES 504')
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                         r1, 268; sleep 538 cycles total");
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                         $1, r1, 0");
                                QBNE
                  asm("
                                SET
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                         r1, 264; sleep 531 cycles total");
                                LDI32
                  asm("$1:
                                         r1, r1, 1");
                                SUB
                                QBNE
                                         $1, r1, 0");
                  asm("
                  asm("
                                CLR
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                         r1, 260; sleep 523 cycles total");
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                QBNE
                                         $1, r1, 0");
                  asm("
                                       r30, r30, 1");
                                SET
```

```
asm("
                               .newblock");
                  asm("
                               LDI32
                                        r1, 257; sleep 517 cycles total");
                  asm("$1:
                               SUB
                                        r1, r1, 1");
                  asm("
                               QBNE
                                        $1, r1, 0");
                  asm("
                               CLR
                                      r30, r30, 1");
               1 df = pd.read_csv('tune5_gpiopwm_0a00_preambleonly.csv')
In [147]: ▶
                3 %matplotlib notebook
               4 plt.plot(df['time'], df['voltage'])
                5 plt.show()
```




```
In [149]:
               1
                   def plot_tune5(samp_rate):
                2
                       df = pd.read_csv('tune5_gpiopwm_0a00_preambleonly.csv')
                       df = df[ df['time'] >= -1.76178e-6] # manually-selected start of symbol
               3
               4
                5
                       #df['voltage'] = df['voltage'] * -1
               6
                       df['voltage'] = df['voltage'] - df['voltage'].mean()
               7
                       df['voltage'] = df['voltage'] / df['voltage'].max()
                8
                       df['time'] = df['time'] * samp_rate
               9
               10
                       df['time'] = df['time'] - df['time'].values[0]
               11
                       plt.plot(df['time'], df['voltage'])
               12
               13
               14
                  %matplotlib notebook
                  plt.plot(generate preamble signal(b'\xaa', pwm samp rate))
               15
                  plot tune5(pwm samp rate)
               16
               17
                  plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
               18 plt.show()
```




### **Tune6: Square Tuning**

In the last attempt above we got the timings pretty close but because we are looking at the PWM GPIO output when connected to the coupling network we see lots of the filter effects and this is making it hard to adjust the difference between the intra- and inter-symbol timings.

We disconnected the coupling network so that we would have only square waves and thus could better adjust the timings.




```
In [245]:
                1
                   def get_tune6(samp_rate):
                2
                       df = pd.read_csv('tune6_gpiopwm_0a00_preambleonly.csv')
                3
                       df = df[ df['time'] >= 2.07638e-7] # manually-selected start of symbol
                4
                5
                       #df['voltage'] = df['voltage'] * -1
                      #df['voltage'] = df['voltage'] - df['voltage'].mean()
                6
                7
                       df['voltage'] = df['voltage'] / df['voltage'].max()
                8
                      df['time'] = df['time'] * samp_rate
               9
               10
                       df['time'] = df['time'] - df['time'].values[0]
                       return df
               11
               12
                  def plot_tune6(samp_rate):
               13
               14
                       df = get_tune6(samp_rate)
               15
                       plt.plot(df['time'], df['voltage'])
               16
               17
                  %matplotlib notebook
                  #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               18
               19
                  plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                  plot_tune6(pwm_samp_rate)
                  plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
               21
               22
                  plt.show()
```




The alignment is as-good-as we observed after the DG tech filter, which is good. The first symbol is near-perfect. By the time we hit the last symbol something is off. This is probably due to inter-symbol timing now, not intra-symbol.

```
In [286]:
                  band = 200
                2
                  view = 500
                  %matplotlib notebook
               3
               4
                5
                  for i in [1,2,3,5,7,9]:
               6
                       ax = plt.subplot(3,3,i)
               7
                       #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
                       plot viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                8
               9
                       plot_tune6(pwm_samp_rate)
               10
                       focus start = pwm samp rate * 114e-6 * i - band
               11
                       focus end = pwm samp rate * 114e-6 * i - band + view
               12
                       plt.xlim([focus_start, focus_end])
                       plt.text(1.0, 0.5, str(i), fontsize=18, ha='right', transform=ax.transAxe
               13
               14
                       expected_up_cycle = pwm_samp_rate * 114e-6 * i
                       measured_delay = get_first_rising_edge(get_tune6(pwm_samp_rate), focus_st
               15
                       plt.text(0.5, 0.99, str(int(measured delay)), fontsize=14, va='top', ha='
               16
               17
                  plt.show()
```



```
In [271]:
                  band = 200
                2
                  view = 500
               3
                  %matplotlib notebook
               4
                5
                  for i in [1,2,3,4,6,8]:
               6
                       ax = plt.subplot(3,3,i)
               7
                       #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               8
                       plot viz pru(generate preamble sleeps(b'\xaa', pwm samp rate))
               9
                       plot_tune6(pwm_samp_rate)
               10
                       focus_start = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6 - 504 -
                                   = pwm samp rate * 114e-6 * i - pwm samp rate * 14e-6 - 504 -
               11
                       focus end
               12
                       plt.xlim([focus_start, focus_end])
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               13
               14
                       expected_down_cycle = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6
                       measured_delay = get_first_falling_edge(get_tune6(pwm_samp_rate), focus_s
               15
                       plt.text(0.5, 0.99, str(int(measured delay)), fontsize=14, va='top', ha='
               16
               17
                  plt.show()
```



```
In [292]:
                  band = 200
                  view = 500
                2
                3
                  df = pd.DataFrame(columns=['symbol', 'rising delay', 'falling delay'])
               4
                5
                  for i in range(10):
                      df = df.append({'symbol': i}, ignore index=True)
               6
               7
               8
                  signal = get tune6(pwm samp rate)
               9
              10
                  for i in [1,2,3,5,7,9]: # rising
                      focus start = pwm samp rate * 114e-6 * i - band
              11
                      focus_end = pwm_samp_rate * 114e-6 * i - band + view
              12
              13
                      expected_up_cycle = pwm_samp_rate * 114e-6 * i
              14
                      measured_delay = get_first_rising_edge(signal, focus_start, focus_end) -
              15
                      df.loc[df['symbol'] == i, 'rising delay'] = measured delay
              16
              17
                  for i in [0,1,2,3,5,7,9]: # falling
              18
                      focus start = pwm samp rate * 114e-6 * (i+1) - pwm samp rate * 14e-6 - 50
              19
                      focus_end = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14e-6 - 50
                      expected_down_cycle = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14
               20
                      measured_delay = get_first_falling_edge(signal, focus_start, focus_end) -
               21
              22
                      df.loc[df['symbol'] == i, 'falling delay'] = measured delay
               23
               24 display(df)
```

	symbol	rising_delay	falling_delay
0	0.0	NaN	40.0
1	1.0	48.0	72.0
2	2.0	80.0	104.0
3	3.0	96.0	136.0
4	4.0	NaN	NaN
5	5.0	128.0	168.0
6	6.0	NaN	NaN
7	7.0	160.0	200.0
8	8.0	NaN	NaN
9	9.0	192.0	232.0


It seems pretty clear from these measurements that the symbols emitted are about 40 cycles too long and the inter-symbol sleep (in the sync section at least) as about 8 cycles too long. 8 cycles too long is in the margin of error though since the GPIO outputs are sync'd on a /8 clock.

We'll try to use round instead of floor.


```
In [294]:
                1
                   def render_asm_sleep(cycles):
                2
                       print('''\
                3
                       asm("
                                    .newblock");
                4
                       asm("
                                    LDI32
                                              r1, %d; sleep %d cycles total");
                5
                       asm("$1:
                                    SUB
                                              r1, r1, 1");
                       asm("
                                    OBNE
                                              $1, r1, 0");\
                6
                   ''' % (round((cycles - 2)/2), cycles) )
                7
                8
                9
                   def render pos toggle(index):
               10
                       if index % 2 == 0:
               11
                           print('
                                      asm("
                                                    SET\tr30, r30, 1");')
               12
                       else:
               13
                           print('
                                      asm("
                                                    CLR\tr30, r30, 1");')
               14
                   def render_neg_toggle(index):
               15
                       render pos toggle(index + 1)
               16
               17
               18
                   def render asm emit symbol(sleeps, toggler):
               19
                       for i in range(len(sleeps)-1):
               20
                           toggler(i)
               21
                           render asm sleep(sleeps[i]
               22
                                                - 0 #custom fudge factor
               23
               24
                       toggler(len(sleeps) - 1)
               25
                                 // caller is responsible for %d cycle delay' % sleeps[len(slee
               26
               27
                   print('''
               28
                  // WARNING: we use r1 here because it appeared to be a safe choice when looki
                   // the caller. R0 is also listed as a save-on-call register in the calling
               29
               30
                   // conventions in http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf but it turne
               31
                   // out not to be a good choice. YMMV.\
                   ''')
               32
               33
                  print('void emit_pos_symbol() {')
               34
                   render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               35
                   print('}\n\n#define EMIT POS SYMBOL FINAL CYCLES 504')
               36
                   print('''
               37
               38
                  // WARNING: we use r1 here because it appeared to be a safe choice when looki
               39
                  // the caller. R0 is also listed as a save-on-call register in the calling
               40
                   // conventions in http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf but it turne
               41
                  // out not to be a good choice. YMMV.\
                  ''')
               42
               43 print('void emit_neg_symbol() {')
               44 render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               45 | print('}\n\n#define EMIT NEG SYMBOL FINAL CYCLES 504')
                  asm("
                                LDI32
                                         r1, 276; sleep 555 cycles total");
                  asm("$1:
                                         r1, r1, 1");
                                SUB
                  asm("
                                QBNE
                                         $1, r1, 0");
                  asm("
                                SET
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                         r1, 272; sleep 546 cycles total");
                                LDI32
                                SUB
                  asm("$1:
                                         r1, r1, 1");
                  asm("
                                QBNE
                                         $1, r1, 0");
                  asm("
                                CLR
                                       r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                         r1, 268; sleep 538 cycles total");
                                LDI32
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                QBNE
                                         $1, r1, 0");
                  asm("
                                SET
                                       r30, r30, 1");
```

#### **Tune 7: Tune or Die**


We trie to use the <code>round()</code> fnuction in calculating the pwm sleeps instead of math.floor to see if that would account for the extra 40 or so cycles slept in each symbol




```
In [296]:
                1
                   def get_tune7(samp_rate):
                2
                       df = pd.read_csv('tune7_gpiopwm_0a00_preambleonly.csv')
                       df = df[ df['time'] >= 2.07638e-7] # manually-selected start of symbol
                3
                4
                5
                       #df['voltage'] = df['voltage'] * -1
                      #df['voltage'] = df['voltage'] - df['voltage'].mean()
                6
               7
                       df['voltage'] = df['voltage'] / df['voltage'].max()
                8
                      df['time'] = df['time'] * samp_rate
               9
               10
                       df['time'] = df['time'] - df['time'].values[0]
                       return df
               11
               12
                  def plot_tune7(samp_rate):
               13
               14
                       df = get_tune7(samp_rate)
               15
                       plt.plot(df['time'], df['voltage'])
               16
               17
                  %matplotlib notebook
                  #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               18
               19
                  plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
               20
                  plot_tune7(pwm_samp_rate)
                  plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
               21
               22
                  plt.show()
```



```
In [299]:
                1
                   band = 200
                   view = 500
                2
                   %matplotlib notebook
                3
                4
                5
                   for i in [1,2,3,5,7,9]:
                6
                       ax = plt.subplot(3,3,i)
                7
                       #plt.plot(generate preamble signal(b'\xaa', pwm samp rate))
                8
                       plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                9
                       plot_tune7(pwm_samp_rate)
                       focus start = pwm samp rate * 114e-6 * i - band
               10
                                   = pwm_samp_rate * 114e-6 * i - band + view
               11
                       focus end
                       plt.xlim([focus_start, focus_end])
               12
               13
                       plt.text(1.0, 0.5, str(i), fontsize=18, ha='right', transform=ax.transAxe
               14
                       expected_up_cycle = pwm_samp_rate * 114e-6 * i
               15
                       try:
                           measured_delay = get_first_rising_edge(get_tune7(pwm_samp_rate), focu
               16
                           plt.text(0.5, 0.99, str(int(measured_delay)), fontsize=14, va='top',
               17
               18
                       except:
               19
                           continue
               20
                  plt.show()
```



```
In [300]:
                   band = 200
                2
                   view = 500
                   %matplotlib notebook
                3
                4
                5
                   for i in [1,2,3,4,6,8]:
                6
                       ax = plt.subplot(3,3,i)
                7
                       #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
                8
                       plot viz pru(generate preamble sleeps(b'\xaa', pwm samp rate))
                9
                       plot_tune7(pwm_samp_rate)
               10
                       focus start = pwm samp rate * 114e-6 * i - pwm samp rate * 14e-6 - 504 -
               11
                                   = pwm samp rate * 114e-6 * i - pwm samp rate * 14e-6 - 504 -
                       focus end
               12
                       plt.xlim([focus_start, focus_end])
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               13
               14
                       expected down cycle = pwm samp rate * 114e-6 * i - pwm samp rate * 14e-6
               15
                       trv:
                           measured delay = get first falling edge(get tune7(pwm samp rate), foc
               16
               17
                           plt.text(0.5, 0.99, str(int(measured_delay)), fontsize=14, va='top',
                       except:
               18
               19
                           continue
               20
                   plt.show()
```




```
In [360]:
                1
                   def render_asm_sleep(cycles):
                2
                       print('''\
                3
                       asm("
                                    .newblock");
                4
                       asm("
                                    LDI32
                                             r1, %d; sleep %d cycles total");
                5
                       asm("$1:
                                    SUB
                                              r1, r1, 1");
                       asm("
                                    OBNE
                                              $1, r1, 0");\
                6
                   ''' % (math.floor((cycles - 3)/2), cycles) )
                7
                8
                       if cycles % 2 == 0:
                9
                           print('
                                      asm("
                                                    XOR
                                                             r1, r1, r1; for even number of slee
               10
               11
                   def render pos toggle(index):
               12
                       if index % 2 == 0:
               13
                           print('
                                      asm("
                                                    SET
                                                             r30, r30, 1");')
               14
                       else:
               15
                           print('
                                      asm("
                                                    CLR
                                                             r30, r30, 1");')
               16
               17
                   def render_neg_toggle(index):
               18
                       render pos toggle(index + 1)
               19
               20
                   def render asm emit symbol(sleeps, toggler):
                       for i in range(len(sleeps)-1):
               21
               22
                           toggler(i)
               23
                           render asm sleep(sleeps[i])
               24
                       toggler(len(sleeps) - 1)
               25
                                 // caller is responsible for %d cycle delay' % sleeps[len(slee
               26
               27
                   print('''
               28
                  // WARNING: we use r1 here because it appeared to be a safe choice when looki
                   // the caller. R0 is also listed as a save-on-call register in the calling
               29
               30
                   // conventions in http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf but it turne
               31
                   // out not to be a good choice. YMMV.\
                   ''')
               32
               33
                  print('void emit_pos_symbol() {')
               34
                   render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               35
                   print('}\n\n#define EMIT POS SYMBOL FINAL CYCLES 504')
               36
                   print('''
               37
                  // WARNING: we use r1 here because it appeared to be a safe choice when looki
               38
                  // the caller. R0 is also listed as a save-on-call register in the calling
               40
                   // conventions in http://www.ti.com/lit/ug/spruhv7b/spruhv7b.pdf but it turne
               41
                  // out not to be a good choice. YMMV.\
               42
               43 print('void emit_neg_symbol() {')
               44 render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               45 | print('}\n\n#define EMIT NEG SYMBOL FINAL CYCLES 504')
                  asm("
                                LDI32
                                         r1, 267; sleep 538 cycles total");
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                QBNE
                                         $1, r1, 0");
                                XOR
                                         r1, r1, r1; for even number of sleep cycles");
                  asm("
                  asm("
                                SET
                                         r30, r30, 1");
                  asm("
                                .newblock");
                                         r1, 264; sleep 531 cycles total");
                  asm("
                                LDI32
                  asm("$1:
                                SUB
                                         r1, r1, 1");
                  asm("
                                QBNE
                                         $1, r1, 0");
                  asm("
                                CLR
                                         r30, r30, 1");
                  asm("
                                .newblock");
                  asm("
                                LDI32
                                         r1, 260; sleep 523 cycles total");
                  asm("$1:
                                         r1, r1, 1");
                                SUB
                  asm('
                                QBNE
                                         $1, r1, 0");
```

```
asm("
             SET
                      r30, r30, 1");
asm("
             .newblock");
asm("
                      r1, 257; sleep 517 cycles total");
             LDI32
asm("$1:
                      r1, r1, 1");
             SUB
                      $1, r1, 0");
asm("
             OBNE
                      non non 1"1.
             CLD
```


### Tune8: Why are there so many of these?

We implemented the above where we use round and also adjust by -1 the total cycles delayed in the loop




Out[353]: 3.19999999999997e-07


```
In [364]:
                   def get_tune8(samp_rate):
                2
                       df = pd.read_csv('tune8_gpiopwm_0a00_preambleonly.csv')
                3
                       focus start = df.iloc[0]['time']
                4
                5
                       focus_end = focus_start + 0.001
                6
                       focus = df[df['time'].between(focus_start, focus_end)]
                7
                       first_edge = focus[focus['voltage'] > 0.15].iloc[0]['time']
                8
                       df = df[ df['time'] >= first_edge ]
                9
               10
                       #df['voltage'] = df['voltage'] * -1
               11
                       #df['voltage'] = df['voltage'] - df['voltage'].mean()
               12
                       df['voltage'] = df['voltage'] / df['voltage'].max()
               13
               14
                       df['time'] = df['time'] * samp_rate
               15
                       df['time'] = df['time'] - df['time'].values[0]
               16
               17
                       return df
               18
               19
                   def plot_tune8(samp_rate):
               20
                       df = get_tune8(samp_rate)
                       plt.plot(df['time'], df['voltage'])
               21
               22
               23
                   %matplotlib notebook
                  #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               24
                   plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
               26
                  plot_tune8(pwm_samp_rate)
                   plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
               27
               28
                   plt.show()
```



```
In [368]:
           M
                1
                   band = 200
                2
                   view = 500
                   %matplotlib notebook
                3
                4
                5
                   for i in [1,2,3,5,7,9]:
                       ax = plt.subplot(3,3,i)
                6
                       #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
                7
                8
                       plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                9
                       plot_tune8(pwm_samp_rate)
               10
                       focus start = pwm samp rate * 114e-6 * i - band
                                  = pwm_samp_rate * 114e-6 * i - band + view
               11
                       focus end
                       plt.xlim([focus start, focus end])
               12
                       plt.text(1.0, 0.5, str(i), fontsize=18, ha='right', transform=ax.transAxe
               13
               14
                       expected_up_cycle = pwm_samp_rate * 114e-6 * i
               15
                           measured_delay = get_first_rising_edge(get_tune8(pwm_samp_rate), focu
               16
               17
                           plt.text(0.5, 0.99, str(int(measured_delay)), fontsize=14, va='top',
               18
                       except:
               19
                           continue
               20
                   plt.show()
```



```
In [369]:
                   band = 200
                2
                  view = 500
                3
                  %matplotlib notebook
                4
                5
                  for i in [1,2,3,4,6,8]:
                6
                       ax = plt.subplot(3,3,i)
               7
                       #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
                8
                       plot viz pru(generate preamble sleeps(b'\xaa', pwm samp rate))
                9
                       plot_tune8(pwm_samp_rate)
                       focus_start = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6 - 504 -
               10
                                   = pwm samp rate * 114e-6 * i - pwm samp rate * 14e-6 - 504 -
               11
                       focus end
               12
                       plt.xlim([focus_start, focus_end])
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               13
               14
                       expected_down_cycle = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6
               15
                       trv:
                           measured delay = get first falling edge(get tune8(pwm samp rate), foc
               16
               17
                           plt.text(0.5, 0.99, str(int(measured_delay)), fontsize=14, va='top',
                       except:
               18
               19
                           continue
               20
                  plt.show()
```



```
In [371]:
                  band = 200
                  view = 500
               2
               3
                  df = pd.DataFrame(columns=['symbol', 'rising delay', 'falling delay'])
               4
               5
                  for i in range(10):
                      df = df.append({'symbol': i}, ignore index=True)
               6
               7
               8
                  signal = get tune8(pwm samp rate)
               9
              10
                  for i in [1,2,3,5,7,9]: # rising
                      focus start = pwm samp rate * 114e-6 * i - band
              11
                      focus_end = pwm_samp_rate * 114e-6 * i - band + view
              12
              13
                      expected_up_cycle = pwm_samp_rate * 114e-6 * i
              14
                      measured_delay = get_first_rising_edge(signal, focus_start, focus_end) -
              15
                      df.loc[df['symbol'] == i, 'rising delay'] = measured delay
              16
              17
                  for i in [0,1,2,3,5,7,9]: # falling
              18
                      focus_start = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14e-6 - 50
              19
                      focus_end = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14e-6 - 50
                      expected_down_cycle = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14
               20
                      measured_delay = get_first_falling_edge(signal, focus_start, focus_end) -
              21
              22
                      df.loc[df['symbol'] == i, 'falling delay'] = measured delay
              23
               24 display(df)
```

	symbol	rising_delay	falling_delay
0	0.0	NaN	8.0
1	1.0	16.0	8.0
2	2.0	0.0	8.0
3	3.0	16.0	8.0
4	4.0	NaN	NaN
5	5.0	16.0	8.0
6	6.0	NaN	NaN
7	7.0	16.0	8.0
8	8.0	NaN	NaN
9	9.0	16.0	24.0

Whew. It looks like we finally found the right tuning there. The trick is LDI32 takes 3 cycles it seems and it also matters to emit a NOP ( XOR r1,r1,r1 ) in the case where an even number of cycles needs to be delayed.

```
def render_asm_sleep(cycles):
   print('''\
   asm("
            .newblock");
   asm("
              LDI32 r1, %d; sleep %d cycles total");
   asm("$1:
               SUB
                       r1, r1, 1");
   asm("
               QBNE
                       $1, r1, 0");\
''' % (math.floor((cycles - 3)/2), cycles) )
   if cycles % 2 == 0:
                       XOR r1, r1, r1; for even number of slee
       print('
               asm("
p cycles");')
```

## **Looking at Full Captures**

We moved to examining the timings when we emit more than just the preamble (i.e. in the above investigation we had disabled all but the preamble)

We ran into an issue immeadiately, where the calling code was using r1 and not saving-on-call as noted in the manual. We only need one scratch register for the emitting symbol delays. We guessed next that r14 would be a good choice because it is the register used for returned values. But that didn't pan out either. What we ultimately had success with was saving and restoring to/from stack the r0 register we use in the emit function.

```
In [387]:
                1
                   def render asm sleep(cycles):
                2
                        print('''\
                3
                        asm("
                                      .newblock"):
                4
                        asm("
                                     LDI32
                                               r0, %d; sleep %d cycles total");
                5
                        asm("$1:
                                     SUB
                                               r0, r0, 1");
                6
                        asm("
                                     OBNE
                                               $1, r0, 0");\
                    ''' % (math.floor((cycles - 3)/2), cycles) )
                7
                8
                        if cycles % 2 == 0:
                9
                                                     XOR
                            print('
                                       asm("
                                                               r0, r0, r0; for even number of slee
               10
               11
                   def render pos toggle(index):
               12
                        if index % 2 == 0:
               13
                            print('
                                       asm("
                                                     SET
                                                               r30, r30, 1");')
               14
                        else:
               15
                            print('
                                       asm("
                                                     CLR
                                                               r30, r30, 1");')
               16
               17
                   def render_neg_toggle(index):
               18
                        render pos toggle(index + 1)
               19
               20
                   def render asm emit symbol(sleeps, toggler):
               21
                        for i in range(len(sleeps)-1):
               22
                            toggler(i)
               23
                            render asm sleep(sleeps[i])
               24
                        toggler(len(sleeps) - 1)
               25
                                  // caller is responsible for %d cycle delay' % sleeps[len(slee
               26
               27
                   print('void emit_pos_symbol() {')
               28
                   print('
                               asm("
                                             SUB
                                                       r2, r2, 8");')
                               asm("
               29
                   print('
                                             SB<sub>B</sub>0
                                                       &r0, r2, 0, 4");')
               30
                   render asm emit symbol(dumbest pwm(generate single chirp(pwm samp rate)), ren
               31
                   print('
                               asm("
                                             LBB0
                                                      &r0, r2, 0, 4");')
                               asm("
                                             ADD
                                                      r2, r2, 8");')
                   print('
                   print('}\n\n#define EMIT_POS_SYMBOL_FINAL_CYCLES 504')
               33
               34
                   print('')
               35
                   print('void emit neg symbol() {')
                               asm("
                                                      r2, r2, 8");')
               36
                   print('
                                             SUB
                               asm("
               37
                                             SB<sub>B</sub>0
                                                      &r0, r2, 0, 4");')
                   print(
               38
                   render_asm_emit_symbol(dumbest_pwm(generate_single_chirp(pwm_samp_rate)), ren
               39 print('
                               asm("
                                             LB<sub>B</sub>0
                                                       &r0, r2, 0, 4");')
                               asm("
               40 print('
                                             ADD
                                                      r2, r2, 8");')
               41 print('}\n\n#define EMIT_NEG_SYMBOL_FINAL_CYCLES 504')
                                 LDTDZ
                                          TO, 20/ , Sieep 330 cycles cocal ),
                   asııı(
                   asm("$1:
                                 SUB
                                          r0, r0, 1");
                   asm('
                                 QBNE
                                          $1, r0, 0");
                                XOR
                                          r0, r0, r0; for even number of sleep cycles");
                   asm("
                   asm("
                                 SET
                                          r30, r30, 1");
                   asm("
                                 .newblock");
                   asm("
                                 LDI32
                                          r0, 264; sleep 531 cycles total");
                   asm("$1:
                                 SUB
                                          r0, r0, 1");
                                          $1, r0, 0");
                   asm("
                                 QBNE
                   asm("
                                 CLR
                                          r30, r30, 1");
                   asm("
                                 .newblock");
                   asm("
                                LDI32
                                          r0, 260; sleep 523 cycles total");
                   asm("$1:
                                          r0, r0, 1");
                                 SUB
                                 QBNE
                                          $1, r0, 0");
                   asm("
                   asm("
                                 SET
                                          r30, r30, 1");
                   asm("
                                 .newblock");
                   asm("
                                 LDI32
                                          r0, 257; sleep 517 cycles total");
                   asm("$1:
                                 SUB
                                          r0, r0, 1");
```


```
asm(" QBNE $1, r0, 0");
asm(" CLR r30, r30, 1");
```

We used the above and tweaked the timings of the functions sending the preamble and the message bodies too


```
int hw send preamble(volatile tx frame t *msg) {
    //emit negative preamble symbol
    emit pos symbol();
    __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                    - 6 // overhead of emit pos symbol() call
                    + PREAMBLE_EXTRA_CYCLES // silence time for preamble symb
ols only
                    );
    //emit negative preamble symbol
    emit pos symbol();
    __delay_cycles(EMIT_POS_SYMBOL_FINAL CYCLES
                    - 6 // overhead of emit pos symbol() call
                    + PREAMBLE_EXTRA_CYCLES // silence time for preamble symb
ols only
                    );
    //emit negative preamble symbol
    emit_pos_symbol();
    __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                    - 6 // overhead of emit pos symbol() call
                    + PREAMBLE EXTRA CYCLES // silence time for preamble symb
ols only
                    - 8 // overhead of loop initialization and test below
                    );
    for(int i=0; i < TX FRAME PREAMBLE LEN; ++i) {</pre>
        if(msg->preamble & (1 << i)) {</pre>
            //emit positive preamble symbol
            asm(" clr r30, r30, 1");
            __delay_cycles(PREAMBLE_TOTAL_CYCLES
                            - 14 // Loop and test overhead
                            );
        } else {
            //emit negative preamble symbol
            emit_pos_symbol();
            __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                            - 6 // overhead of emit_pos_symbol() call
                            + PREAMBLE_EXTRA_CYCLES // silence time for pream
ble symbols only
                            - 14 // Loop and test overhead
                            );
        }
    }
    __delay_cycles(8 // loop and test overhead not executed in last pass
                    );
    //emit positive preamble symbol
    asm(" clr r30, r30, 1");
    //caller is responsible for delay of PREAMBLE TOTAL CYCLES
    return 0;
}
```

```
void hw send payload(volatile tx frame t *msg) {
    register uint8_t bit_length = msg->bit_length;
   for(uint8 t i=0; i < 4; ++i) {</pre>
        emit pos symbol();
        __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                        - 2 // Loop overhead
                        - 6 // overhead of next emit pos symbol() call
                        );
   }
    delay cycles(2 /*loop overhead not executed*/);
    emit pos symbol();
   __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                    - 6 // overhead of emit pos symbol() call
                    - 17 // loop and test overhead below
                    );
   for(uint8 t i=0; i < bit length; ++i) {</pre>
        if( msg->payload[ i / 8 ] & (1 << (i % 8)) ) { //TODO: check this is</pre>
 the correct bit direction
            emit pos symbol();
            __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                - 14 // Loop and test overhead
                - 6 // overhead of next emit_pos_symbol() call
                );
        } else {
            emit neg symbol();
            delay cycles(EMIT POS SYMBOL FINAL CYCLES
                - 15 // Loop and test overhead
                - 6 // overhead of next emit pos symbol() call
                );
        }
    }
   // loop exit above is only 2 cycles max, we will ignore
   emit_pos_symbol();
    __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                    - 1 // loop setup overhead
                    - 6 // overhead of next emit_pos_symbol() call
                    );
   for(uint8_t i=0; i < 5; ++i) {</pre>
        emit_pos_symbol();
        __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                        - 2 // Loop overhead
                        - 6 // overhead of next emit_pos_symbol() call
                        );
    }
    emit pos symbol();
   //caller is responsible for delay of EMIT_POS_SYMBOL_FINAL_CYCLES
}
```


```
int __inline hw_send_frame(volatile tx_frame_t *msg) {
   tx_frame_t local_msg;
   // TODO: remove this
   msg->preamble = 0xaa;
   msg->bit_length = 1;
   msg->payload[0] = 0x55;
   msg->payload[1] = 0x55;
   msg->payload[2] = 0x55;
   msg->payload[3] = 0x55;
   // copy to a Local SRAM buffer to avoid non-deterministic and long waits
on DDR access during send
   memcpy((void *) &local_msg, (void *) msg, sizeof(tx_frame_t));
   // send preamble
   hw_send_preamble(&local_msg);
   __delay_cycles(PREAMBLE_TOTAL_CYCLES
                - 2 // return from hw send preamble overhead
                - 2 // hw send payload() call overhead below
                - 1 // first loop setup overhead in hw send payload()
                );
   // send payLoad (and checksum)
   hw send payload(&local msg);
    __delay_cycles(EMIT_POS_SYMBOL_FINAL_CYCLES
                - 2 // return from hw_send_payload overhead
                );
   // sleep for bus access idle time
   asm(" clr r30, r30, 1");
   __delay_cycles(BUS_ACCESS_IDLE_CYCLES);
    return return_debug_info();
}
```




```
In [402]:
                   def get_full1(samp_rate):
                2
                       df = pd.read_csv('full1_gpiopwm_0a00_5555.csv')
                3
                4
                       focus start = df.iloc[0]['time']
                       focus\_end = 0.001
                5
                6
                       focus = df[df['time'].between(focus_start, focus_end)]
                7
                       first_edge = focus[focus['voltage'] > 0.15].iloc[0]['time']
                8
                       df = df[ df['time'] >= first_edge ]
                9
               10
                       #df['voltage'] = df['voltage'] * -1
               11
               12
                       #df['voltage'] = df['voltage'] - df['voltage'].mean()
                       df['voltage'] = df['voltage'] / df['voltage'].max()
               13
               14
                       df['time'] = df['time'] * samp_rate
               15
                       df['time'] = df['time'] - df['time'].values[0]
               16
               17
                       return df
               18
               19
                   def plot_full1(samp_rate):
               20
                       df = get_full1(samp_rate)
                       plt.plot(df['time'], df['voltage'])
               21
               22
               23
                   %matplotlib notebook
                  #plt.plot(generate_preamble_signal(b'\xaa', pwm_samp_rate))
               24
                   plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                   plot_full1(pwm_samp_rate)
               26
               27
                   plt.xlim([0, pwm_samp_rate * 114e-6 * 12])
                   plt.show()
               28
```



```
In [400]:
                  band = 200
                2
                  view = 500
                  %matplotlib notebook
                3
                4
                5
                  for i in [1,2,3,5,7,9]:
                6
                       ax = plt.subplot(3,3,i)
                7
                       plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                8
                       plot full1(pwm samp rate)
                9
                       focus_start = pwm_samp_rate * 114e-6 * i - band
               10
                       focus end
                                  = pwm_samp_rate * 114e-6 * i - band + view
               11
                       plt.xlim([focus start, focus end])
               12
                       plt.text(1.0, 0.5, str(i), fontsize=18, ha='right', transform=ax.transAxe
                       expected_up_cycle = pwm_samp_rate * 114e-6 * i
               13
               14
                       try:
                           measured_delay = get_first_rising_edge(get_full1(pwm_samp_rate), focu
               15
                           plt.text(0.5, 0.99, str(int(measured delay)), fontsize=14, va='top',
               16
               17
                       except:
                           continue
               18
               19
                  plt.show()
```



```
In [401]:
                  band = 200
                2
                  view = 500
                3
                  %matplotlib notebook
                4
                5
                  for i in [1,2,3,4,6,8]:
                6
                       ax = plt.subplot(3,3,i)
               7
                       plot_viz_pru(generate_preamble_sleeps(b'\xaa', pwm_samp_rate))
                8
                       plot full1(pwm samp rate)
               9
                       focus_start = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6 - 504 -
               10
                       focus end
                                   = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6 - 504 -
               11
                       plt.xlim([focus start, focus end])
               12
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               13
                       expected_down_cycle = pwm_samp_rate * 114e-6 * i - pwm_samp_rate * 14e-6
               14
                       try:
                           measured_delay = get_first_falling_edge(get_full1(pwm_samp_rate), foc
               15
                           plt.text(0.5, 0.99, str(int(measured delay)), fontsize=14, va='top',
               16
               17
                       except:
                           continue
               18
               19
                  plt.show()
```




```
In [399]:
                  band = 200
                  view = 500
                2
                3
                  df = pd.DataFrame(columns=['symbol', 'rising delay', 'falling delay'])
               4
                5
                  for i in range(10):
                      df = df.append({'symbol': i}, ignore index=True)
               6
               7
               8
                  signal = get full1(pwm samp rate)
               9
              10
                  for i in [1,2,3,5,7,9]: # rising
                      focus start = pwm samp rate * 114e-6 * i - band
              11
                      focus_end = pwm_samp_rate * 114e-6 * i - band + view
              12
              13
                      expected_up_cycle = pwm_samp_rate * 114e-6 * i
              14
                      measured_delay = get_first_rising_edge(signal, focus_start, focus_end) -
              15
                      df.loc[df['symbol'] == i, 'rising delay'] = measured delay
              16
              17
                  for i in [0,1,2,3,5,7,9]: # falling
              18
                      focus start = pwm samp rate * 114e-6 * (i+1) - pwm samp rate * 14e-6 - 50
              19
                      focus_end = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14e-6 - 50
                      expected_down_cycle = pwm_samp_rate * 114e-6 * (i+1) - pwm_samp_rate * 14
               20
                      measured_delay = get_first_falling_edge(signal, focus_start, focus_end) -
               21
              22
                      df.loc[df['symbol'] == i, 'falling delay'] = measured delay
               23
               24 display(df)
```

	symbol	rising_delay	falling_delay
0	0.0	NaN	-56.0
1	1.0	1.818989e-11	-56.0
2	2.0	2.182787e-11	-56.0
3	3.0	2.910383e-11	-56.0
4	4.0	NaN	NaN
5	5.0	4.365575e-11	24.0
6	6.0	NaN	NaN
7	7.0	2.910383e-11	24.0
8	8.0	NaN	NaN
9	9.0	5.820766e-11	24.0


It looks like the adjustments in the symbol emitting functions to save/restore the ro scratch register didn't affect the timing in the preamble too much.

We need to look at the timing in the body of the plc signal emitted now. This will be tricky because there are no 'gaps' to use for convienient time measurement.

```
def get_payload_bits(payload, payload_bit length):
In [437]:
                1
                2
                       payload bits = bitstring.BitArray()
                3
                4
                       for b int in bytes(payload):
                5
                           b bytes = bytes([b int])
                6
                           b bits = bitstring.BitArray(bytes=b bytes)
                7
                           b bits.reverse()
                8
                9
                           payload bits.append(bitstring.ConstBitArray(bin='0')) # start bit
                           payload bits.append(b bits) # bit-reversed byte
               10
                           payload bits.append(bitstring.ConstBitArray(bin='1')) # stop bit
               11
               12
               13
                       checksum_bits = get_checksum_bits(payload)
               14
                       checksum bits.reverse()
               15
                       payload bits.append(bitstring.ConstBitArray(bin='0'))
               16
               17
                       payload bits.append(checksum bits)
                       payload bits.append(bitstring.ConstBitArray(bin='1'))
               18
               19
               20
                       payload bits = payload bits[:payload bit length]
               21
               22
                       payload bits.prepend(bitstring.ConstBitArray(bin='11111'))
               23
                       payload bits.append(bitstring.ConstBitArray(bin='1111111'))
               24
               25
                       return payload_bits
               26
               27
                   def generate_payload_sleeps(j1708_message, samp_rate, payload_bit_length=None
               28
                       symbol = generate single chirp(pwm samp rate)
               29
                       pos_chirp_sleeps = dumbest_pwm(symbol)
               30
                       neg chirp sleeps = dumbest pwm(-1 * symbol)
               31
               32
                       sleeps = np.zeros(0, np.uint32)
               33
                       if payload bit length is None:
               34
               35
                           payload bit length = len(j1708 message) * 8
                       j2497_payload_bits = get_payload_bits(j1708_message, payload_bit_length)
               36
               37
                       for n in j2497_payload_bits:
                           if n:
               38
               39
                               sleeps = numpy.append(sleeps, pos chirp sleeps)
               40
                           else:
               41
                               sleeps = numpy.append(sleeps, neg_chirp_sleeps)
               42
               43
               44
                       #append a minimum-length bus access time idle period so that returns from
                       sleeps.flat[-1] = sleeps.flat[-1] + int(114e-6 * samp rate) * 12 # exten
               45
               46
               47
                       return sleeps
```




```
In [425]:
                   band = 200
                2
                   view = 500
                3
                   %matplotlib notebook
                4
                5
                   for i in range(1, 13):
                6
                       ax = plt.subplot(3,4,i)
                7
                       plot_viz_pru(sleeps)
                8
                       plot full1(pwm samp rate)
                9
                       expected_down_cycle = pwm_samp_rate * ( 114e-6 * 12 + 100e-6 * i )
               10
                       focus start = expected down cycle - band
               11
                       focus end = focus start + view
               12
                       plt.xlim([focus_start, focus_end])
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               13
               14
               15
                       try:
                           measured delay = get first falling edge(get full1(pwm samp rate), foc
               16
               17
                           plt.text(0.5, 0.99, str(int(measured_delay)), fontsize=14, va='top',
                       except:
               18
               19
                           continue
               20
                   plt.show()
```



It looks like we need to have a ~80 cycle delay before moving to emitting the payload.

But otherwise the transitions line up well

```
In [428]:
                   band = pwm_samp_rate * 15e-6
                2
                   view = 2 * band
                   %matplotlib notebook
                3
                4
                5
                   for i in range(1, 13):
                       ax = plt.subplot(3,4,i)
                6
                7
                       plot_viz_pru(sleeps)
                       plot_full1(pwm_samp_rate)
                8
                9
                       expected_down_cycle = pwm_samp_rate * ( 114e-6 * 12 + 100e-6 * i )
                       focus start = expected down cycle - band
               10
                       focus end
                                   = focus start + view
               11
               12
                       plt.xlim([focus start, focus end])
               13
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               14
                       plt.text(1.0, 0.5, str(i), fontsize=18, ha='right', transform=ax.transAxe
               15
               16
                  plt.show()
```



And based on how symbol 5 from the payload is out of phase I infer that the PRU code here is iterating through bits in the wrong direction.

## **Verifying Data sent from ARM userspace**


We added a custom delay factor to account for the persitent offset timing measured above and adjusted the bit iteration direction

```
--- a/src/pru/plc4trucksduck.c
+++ b/src/pru/plc4trucksduck.c
@@ -872,7 +872,7 @@ void hw_send_payload(volatile tx_frame_t *msg) {
                     );
    for(uint8_t i=0; i < bit_length; ++i) {</pre>
        if( msg->payload[ i / 8 ] & (1 << (i % 8)) ) { //TODO: check this is
the correct
        if( msg->payload[ i / 8 ] & (1 << (7-(i % 8))) ) { //TODO: check thi
s is the corr
             emit_pos_symbol();
             delay cycles(EMIT POS SYMBOL FINAL CYCLES
                 - 14 // loop and test overhead
@@ -924,6 +924,7 @@ int inline hw send frame(volatile tx frame t *msg) {
                 - 2 // return from hw send preamble overhead
                 - 2 // hw_send_payload() call overhead below
                 - 1 // first loop setup overhead in hw_send_payload()
                 + 80 // custom fudge
                 );
    // send payload (and checksum)
```


We also removed the manual setting of the payload and moved to having the userspace utility send the message 0xaaf0

```
In [462]:
                1
                   def get payload bits(payload):
                2
                       payload bits = bitstring.BitArray()
                3
                4
                       payload bits.append(bitstring.ConstBitArray(bin='11111'))
                5
                       for b int in bytes(payload):
                6
                           b bytes = bytes([b int])
                7
                           b_bits = bitstring.BitArray(bytes=b_bytes)
                8
                           b bits.reverse()
                9
                           payload bits.append(bitstring.ConstBitArray(bin='0')) # start bit
               10
               11
                           payload bits.append(b bits) # bit-reversed byte
                           payload_bits.append(bitstring.ConstBitArray(bin='1')) # stop bit
               12
               13
               14
                       checksum bits = get checksum bits(payload)
               15
                       checksum bits.reverse()
               16
               17
                       payload bits.append(bitstring.ConstBitArray(bin='0'))
               18
                       payload bits.append(checksum bits)
               19
                       payload_bits.append(bitstring.ConstBitArray(bin='1'))
               20
               21
                       payload bits.append(bitstring.ConstBitArray(bin='1111111'))
               22
               23
                       return payload bits
               24
               25
                   def generate_payload_sleeps(j1708_message, samp_rate):
               26
                       symbol = generate_single_chirp(pwm_samp_rate)
               27
                       pos chirp sleeps = dumbest pwm(symbol)
               28
                       neg chirp sleeps = dumbest pwm(-1 * symbol)
               29
               30
                       sleeps = np.zeros(0, np.uint32)
               31
               32
                       j2497_payload_bits = get_payload_bits(j1708_message)
               33
                       for n in j2497 payload bits:
               34
                           if n:
               35
                               sleeps = numpy.append(sleeps, pos chirp sleeps)
               36
                           else:
               37
                               sleeps = numpy.append(sleeps, neg_chirp_sleeps)
               38
               39
               40
                       #append a minimum-length bus access time idle period so that returns from
               41
                       sleeps.flat[-1] = sleeps.flat[-1] + int(114e-6 * samp_rate) * 12 # exten
               42
               43
                       return sleeps
               44
               45
                   def get full sleeps(payload, samp rate):
               46
                       sleeps = np.zeros(0, np.uint32)
                       sleeps = numpy.append(sleeps, generate_preamble_sleeps(payload, samp_rate
               47
               48
                       sleeps = numpy.append(sleeps, generate_payload_sleeps(payload, samp_rate)
               49
                       return sleeps
               50
```


```
In [474]:
                1
                   def get_full2(samp_rate):
                2
                       df = pd.read_csv('full2_gpiopwm_aaf0.csv')
                3
                4
                       focus start = df.iloc[0]['time']
                       focus_end = 0.001
                5
                6
                       focus = df[df['time'].between(focus_start, focus_end)]
                7
                       first_edge = focus[focus['voltage'] > 0.15].iloc[0]['time']
                8
                       df = df[ df['time'] >= first_edge ]
                9
               10
                       #df['voltage'] = df['voltage'] * -1
               11
               12
                       #df['voltage'] = df['voltage'] - df['voltage'].mean()
                       df['voltage'] = df['voltage'] / df['voltage'].max()
               13
               14
                       df['time'] = df['time'] * samp_rate
               15
                       df['time'] = df['time'] - df['time'].values[0]
               16
               17
                       return df
               18
               19
                   def plot_full2(samp_rate):
               20
                       df = get_full2(samp_rate)
                       plt.plot(df['time'], df['voltage'])
               21
               22
               23
                   payload = b'\xaa'
               24
                   sleeps = get_full_sleeps(payload, pwm_samp_rate)
               25
                  %matplotlib notebook
               26
               27
                   plot_viz_pru(sleeps)
                   plot_full2(pwm_samp_rate)
               28
                  plt.xlim([0, pwm_samp_rate * (114e-6 * 12 + 100e-6 * (21) + 2e-6)])
               29
                  plt.show()
```



```
In [457]:
                   band = pwm samp rate * 15e-6
                   view = 2 * band
                2
                3
                   %matplotlib notebook
                4
                5
                   for i in range(0, 11):
                6
                       ax = plt.subplot(3,4,i+2)
                7
                       plot_viz_pru(sleeps)
                8
                       plot_full2(pwm_samp_rate)
                9
                       expected_down_cycle = pwm_samp_rate * ( 114e-6 * i )
               10
                       focus_start = expected_down_cycle - band
               11
                       focus end
                                   = focus start + view
                       plt.xlim([focus_start, focus_end])
               12
                       plt.text(0.0, 0.5, str(i), fontsize=18, ha='left', transform=ax.transAxes
               13
                       plt.text(1.0, 0.5, str(i+1), fontsize=18, ha='right', transform=ax.transA
               14
               15
               16
                   plt.show()
```



```
In [475]:
                   band = pwm_samp_rate * 15e-6
                2
                  view = 2 * band
                  %matplotlib notebook
                3
                4
                5
                  for i in range(1, 33):
                6
                       ax = plt.subplot(8,4,i)
                7
                       plot_viz_pru(sleeps)
                8
                       plot full2(pwm samp rate)
                9
                       expected_down_cycle = pwm_samp_rate * ( 114e-6 * 12 + 100e-6 * i )
               10
                       focus_start = expected_down_cycle - band
               11
                       focus end
                                  = focus start + view
               12
                       plt.xlim([focus_start, focus_end])
                       plt.text(0.0, 0.5, str(i-1), fontsize=18, ha='left', transform=ax.transAx
               13
               14
                       plt.text(1.0, 0.5, str(i), fontsize=18, ha='right', transform=ax.transAxe
               15
                  plt.show()
               16
```




Out[470]: '111110010101011001101010111111111'

The payload bits were iterated in the correct order, the lenghts match up and the timings are 'devent' -- we could tighten up the payload body inter-symbol timings a little.

```
In [476]:
           H
                1
                   band = 200
                2
                   view = 500
                3
                   %matplotlib notebook
                5
                   for i in range(1, 33):
                6
                       ax = plt.subplot(8,4,i)
                7
                       plot viz pru(sleeps)
                8
                       plot full2(pwm samp rate)
                9
                       expected_down_cycle = pwm_samp_rate * ( 114e-6 * 12 + 100e-6 * i )
               10
                       focus_start = expected_down_cycle - band
               11
                       focus_end
                                   = focus_start + view
               12
                       plt.xlim([focus_start, focus_end])
               13
                       plt.text(0.0, 0.5, str(i-1), fontsize=14, ha='left', va='top', transform=
               14
                       plt.text(1.0, 0.5, str(i), fontsize=14, ha='right', va='top', transform=a
               15
               16
                       try:
                           measured_delay = get_first_falling_edge(get_full2(pwm_samp_rate), foc
               17
               18
                           plt.text(0.5, 0.99, str(int(measured_delay)), fontsize=14, va='top',
               19
                       except:
               20
                           continue
               21
               22
                   plt.show()
```





## **Testing it**

Annnd! It works. Whew.

DG Generated message (receivable):



GPIO generated message (also receivable):

