{"payload":{"header_redesign_enabled":false,"results":[{"id":"94250650","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"homerflander/One-Time-Pad-FPGA","hl_trunc_description":"64-Bits One-Time Pad on FPGA Board (Nexys 4 DDR Artix-7).","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":94250650,"name":"One-Time-Pad-FPGA","owner_id":20474735,"owner_login":"homerflander","updated_at":"2017-06-21T09:20:43.250Z","has_issues":true}},"sponsorable":false,"topics":["otp","verilog","vivado","one-time-pad","diligent","seven-segment","nexys4"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":44,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahomerflander%252FOne-Time-Pad-FPGA%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/homerflander/One-Time-Pad-FPGA/star":{"post":"FmRw0ADG-41bOPa4whFCdJSXiQOOLKTgUaEiHwtRlgOyijMoB59ukZqgwoafvXgLt2FNV62JSayy8L-gMl8xoQ"},"/homerflander/One-Time-Pad-FPGA/unstar":{"post":"kp-FcBdagJxzd50GfZ5wqMV01_m6AobBknGhD37geWvwpgrR_5FGpivK_1pnMXCZNCyPONCN9lI30TNtXzuWqw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"XCiyLBDpbjEAmr94I58y7XfZoRaeVlNs6nHE59icL-4mfE54HFG61E6KymPS45WogZGkTKMyNhc5k_3FOKx5vg"}}},"title":"Repository search results"}