


Digital Circuits and Systems Lecture 4 Modeling Combinational Logic


Tian Sheuan Chang

SYSTEM VIEW


A12








System on a Chip (SOC)




PYNQ



Breakdown of Modern SOC Design

- Core
 - CPU/DSPs/GPUs
 - Hardware accelerators (Al engine/video codec/MP3 codec)
 - Complex data path + FSMs (pipeline/parallel)
- Bus
 - Connect core and peripherals
 - MUX/arbiters
- Peripheral
 - Interface from/to the external
 - speech/audio, camera/display, I2S/I2C, GPIO
 - Serial to parallel, parallel to serial + FSM

An Example AMBA System



AMBA Advanced High-performance Bus (AHB)


- * High performance
- * Pipelined operation
- * Burst transfers
- * Multiple bus masters
- * Split transactions

AMBA Advanced Peripheral Bus (APB)


- * Low power
- * Latched address and control
- * Simple interface
- * Suitable for many peripherals

From C Array to Memory Access

Memory [125] = 0



CPU = Memory [125]




Memory Write Operation

Memory Read Operation

How CPU access these I/O interface?

Memory mapped I/O (treat other components as memory)




Example: USB sub system memory map in Beagle board


I/O與memory共用記憶體空間,不用特別的指令來存取I/O,以記憶體讀寫的方式來進行I/O port的存取,在本文中使用的是ARM的核心,TI AM335X,便提供這種方式來進行I/O port的存取。

Block Name	Start_address (hex)	End_address (hex)	Size	Description
USBSS	0x4740_0000	0x4740_0FFF	20KB	USB Subsystem Registers
USB0	0x4740_1000	0x4740_12FF		USB0 Controller Registers
USB0_PHY	0x4740_1300	0x4740_13FF		USB0 PHY Registers
USB0 Core	0x4740_1400	0x4740_17FF		USB0 Core Registers
USB1	0x4740_1800	0x4740_1AFF		USB1 Controller Registers
USB1_PHY	0x4740_1B00	0x4740_1BFF		USB1 PHY Registers
USB1 Core	0x4740_1C00	0x4740_1FFF		USB1 Core Registers
USB CPPI DMA Controller	0x4740_2000	0x4740_2FFF		USB CPPI DMA Controller Registers
USB CPPI DMA Scheduler	0x4740_3000	0x4740_3FFF		USB CPPI DMA Scheduler Registers
USB Queue Manager	0x4740_4000	0x4740_4FFF		USB Queue Manager Registers

AHB-Lite



AHB Interconnect



Basic components:

- Master
- Slave
- Arbiter
- Decoder
- •Mux

Outline

- From K-Map to Verilog [Dally 7.1]
- Combinational building blocks the idioms of digital design [Dally 8]
 - Decoder (binary to one-hot)
 - Encoder (one-hot to binary)
 - Muliplexer (select one of N)
 - Arbiter (pick first of N, 找第一個1) and priority encoder
 - Comparators
 - Read-only memories (ROM) / random access memory (RAM)

學習重點

- 知道如何對應基本硬體與Verilog code
 - 寫法很多種,哪一個比較好?
 - Verilog語法的差別
- 從2-bit 到 16bit 怎麼設計?怎麼寫?
 - Iterative circuit
 - Behavior level Verilog

FROM K-MAP TO VERILOG 從手動化簡到自動化電路 CASE/CASEZ/CASEX


Prime Number Detection

F(d,c,b,a) is true if input d,c,b,a is prime


$$f = \sum_{\text{dcba}} m(1,2,3,5,7,11,13)$$




Schematic Logic Diagram:





Karnaugh Map of 4-bit Prime Number



更進一步化簡 Decimal Prime: includes don't cares








Cover: 0XX1 X01X

$$f = (a \land \bar{d}) \lor (b \land \bar{c})$$



4-bit Prime Number Function in Verilog Code – Using case

```
f = \sum_{m=0}^{\infty} m(1,2,3,5,7,11,13)
module prime(in, isprime);
 dcba
 output isprime; // true if input is prime
 logic isprime ;
 always comb begin
   case(in)
     1,2,3,5,7,11,13: isprime = 1'b1;
     default: isprime = 1'b0 ;
   endcase
 end
endmodule
```


You can have a simplified Verilog coding if with don't care input 這很好,可是若有DON'T CARE INPUT,寫法可以更化簡

end

endmodule

4-bit Prime Number Function in Verilog Code –

Using casez



	case	casez	casex
比對的值	0, 1, Z. X	0, 1, X	0, 1
當作do't care		Z	X, Z
電路合成	0, 1	0, 1	0, 1

X: unknown, Z: high impedence, ?: Z

當輸入有X,以下電路 會全部X

使用casez 利用到DON'T CARE INPUT, 但避免X propagation,造成 Simulation-synthesis mismatch

http://www.sunburst-design.com/papers/CummingsSNUG1999SJ_SynthMismatch.pdf

Priority encoder

4-bit Prime Number Function in Verilog Code – Using assign

簡單的化簡就留給EDA tools 做

複雜的架構才值得花時間

You don't need to simplify logic by yourself, Left this to EDA tools

4-bit Prime Number Function in Verilog Code – Result of synthesizing description using case

```
module prime ( in, isprime );
input [3:0] in;
output isprime;
    wire n1, n2, n3, n4;
    OAI13 U1 ( .A1(n2), .B1(n1), .B2(in[2]), .B3(in[3]), .Y(isprime));
    INV U2 ( .A(in[1]), .Y(n1) );
    INV U3 ( .A(in[3]), .Y(n3));
    XOR2 U4 ( .A(in[2]), .B(in[1]), .Y(n4));
    OAI12 U5 ( .A1(in[0]), .B1(n3), .B2(n4), .Y(n2));
endmodule
            in[0]
                                                           Quiz:
             in[3]
                                                           1)Where are these gates?
                              n3
                                      U5 þ
                                                           2)identify the critical path?
             in[2]
                                       0XX1
                                       X101
                            X01X
                                       X011
                           X10X
                                                       isprime
                                      n1
             in[1]
```

Synthesis Reports

********** Report : area Design : prime Version: 2003.06 Date : Sat Oct 4 11:38:08 2003 Library(s) Used: XXXXX Number of ports: Number of nets: Number of cells: Number of references: Combinational area: 7.000000 0.000000 Noncombinational area: Net Interconnect area: undefined (Wire load has zero net area) Total cell area: 7.000000 undefined Total area:

Left part: area report Right part: timing report

********* Report : timing -path full -delay max -max paths 1 Design : prime Version: 2003.06 Date : Sat Oct 4 11:38:08 2003 Operating Conditions: Wire Load Model Mode: enclosed Startpoint: in[2] (input port) Endpoint: isprime (output port) Path Group: (none) Path Type: max Wire Load Model prime 2K 5LM 0.000 r input external delay 0.000 in[2] (in) 0.000 0.000 r U4/Y (EX210) 0.191 0.191 f U5/Y (BF051) 0.116 0.307 r 0.475 f U1/Y (BF052) 0.168 0.000 0.475 f isprime (out) data arrival time 0.475

(Path is unconstrained)

Constraint File

```
//設定clock, I/O 限制
create_clock "clk" -name clk -period 2 -waveform {0 1.7}
set_clock_uncertainty 0.2 clk
set_fix_hold all_clocks()
set_input_delay 0.5 -clock clk {in}
set_output_delay -max 0.8 -clock clk {isprime}
//設定 loading
set_load -pin_load 5 {isprime}
```

//Note: these commands are for practical applications to include // clock jitter, input/output loading capacitances


Test bench

```
module test prime ;
  reg [3:0] in ;
  wire isprime ;
  // instantiate module to test
  prime p0(in, isprime);
  initial begin
    in = 0;
    repeat (16) begin
      #100
      $display("in = %2d isprime = %1b",in,isprime);
      in = in+1;
    end
  end
endmodule
```

//this test module is included to //simulate the behavior of your //Verilog-HDL description //Note: very often input data //will be limited


Quiz: Why "divide-and-conquer" Is often exploited in DCS design?

```
0 	ext{ isprime} = 0
in =
in =
        isprime = 1
in =
        isprime = 1
in =
        isprime =
        isprime =
in =
in =
        isprime =
in =
        isprime = 0
        isprime =
in =
        isprime =
in =
        isprime =
in =
in =
     10
        isprime =
        isprime =
     12 isprime =
    13 isprime =
        isprime = 0
in = 14
    15 \text{ isprime} = 0
```



Summary

- K-Map helps you understand how logic synthesizer works
 - But no need to do it by yourself
 - Synthesis tool will do the optimization
- Use case
- Or casez if you have don't care input




DECODER AND ENCODER (BINARY <-> ONE HOT)

Binary to One-Hot Representation (Decoder)


Binary	One-hot		
000	0000001		
001	00000010		
010	00000100		
110 0100000			
111	10000000		

常用於記憶體的address decoder Used in address decoder for memory



$$b[i] = 1 \text{ if } a = i$$

$$b = 1 << a$$



*can be found in source and communication systems

n

b3

b2

b1

b0

Verilog implementation of a decoder


```
// a - binary input (n bits wide)
                                                             a0
// b - one hot output (m bits wide)
module dec(a, b) ;
                                //this is a parameterized design
  parameter n=2 ;
                                //you need to assign parameters
 parameter m=4 ;
                                //when exploited.
  input [n-1:0] a ;
  output [m-1:0] b ;
 wire [m-1:0] b;
  assign b = 1 << a;
endmodule
                                                   b
                                                           m
```

 $m \le 2^n$

From 2->4 decoder to 6->64 Decoder 大的Decoder 如何又快又省

- Need hierarchical design 階層式設計
- 6->64 decoder requires:
 - 64 6-input AND gates (384 inputs)
- 6->64 decoder using 2->4 decoders requires:
 - 12 2-input AND gates (24 inputs)
 - 64 3-input AND gates (192 inputs)
- Faster, smaller, lower power performances can be achieved.


2-Stage decoders – the picture



Encoder


a 4 -> 2 encoder

а3	a2	a1	a0	b1	b0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



那大的Encoder呢? E.g. 16-> 4

16->4 Encoder



Two writing styles 兩種寫法

```
// encoder - fixed width
module Enc42a(a, b);
input [3:0] a;
output [1:0] b;
wire [1:0] b;

assign b[1] = a[3] | a[2];
assign b[0] = a[3] | a[1];
endmodule
```

More like schematic

```
// encoder - fixed width
module Enc42a(a, b) ;
  input [3:0] a ;
  output [1:0] b ;
 wire [1:0] b;
  always comb begin
      case (a)
         4'b0001: b = 2'd0;
         4'b0010: b = 2'd1;
        4'b0100: b = 2'd2;
         4'b1000: b = 2'd3;
         4'b0000: b = 2'd0; // to faciltate large encode:
        default: b = 2 dxx:
      endcase
  end
endmodule
```

To avoid simulation and synthesis mismatch, Set default value to one of the options. E.g. b = 2'd0;

Behavior level

Vote


Binary Encoder

Input is 1-hot

```
// Simple binary encoder (input is 1-hot)
module encode (A, Y);
                    // 8-bit input vector
input [7:0] A;
output [2:0] Y;
                    // 3-bit encoded output
      [2:0] Y;
                        // target of assignment
reg
  always @(A)
    case (A)
     8'b00000001: Y = 0;
     8'b00000010: Y = 1;
     8'b00000100: Y = 2;
     8'b00001000: Y = 3;
     8'b00010000: Y = 4;
     8'b00100000: Y = 5;
     8'b01000000: Y = 6;
     8'b10000000: Y = 7;
     default:
                               // Don't care when input is not 1-hot
                 Y = 3'bXXX;
   endcase
endmodule
```

Cases are executed sequentially

```
// Priority encoder
module encode (A, Y);
input [7:0] A;
                       // 8-bit input vector
output [2:0] Y;
                        // 3-bit encoded output
                        // target of assignment
      [2:0] Y;
reg
  always @(A)
   case (1'b1)
     A[0]:
           Y = 0;
     A[1]: Y = 1;
     A[2]: Y = 2;
           Y = 3;
     A[3]:
     A[4]: Y = 4;
     A[5]:
           Y = 5;
     A[6]:
           Y = 6;
     A[7]:
              Y = 7;
     default: Y = 3'bXXX; // Don't care when input is all 0's
   endcase
endmodule
```




MULTIPLEXER

Multiplexer (one-hot selection signals)


- Multiplexer:
 - n k-bit inputs
 - n-bit one-hot select signal s
 - Multiplexers are commonly used as data selectors

Selects one of n k-bit inputs s must be one-hot b=a[i] if s [i] = 1




兩種架構,哪個好?

AND-OR structure



Tri-state structure




Quiz: What's the difference between these two implementations?


MUX4 v.s. MUX3

```
module mux3a(a2, a1, a0, s, b) ;
Mux4(a3, a2, a1, a0, s, b);
                                         parameter k = 1;
  parameter k = 1;
                                         input [k-1:0] a0, a1, a2; // inputs
  input [k-1:0] a0, a1, a2, a3;
                                         input [2:0] s ; // one-hot select
  input [3:0] s ; // one-hot select
                                         output[k-1:0] b ;
  output[k-1:0] b ;
 wire [k-1:0] b = (\{k\{s[0]\}\}\} & a0) | logic [k-1:0] b;
                   (\{k\{s[1]\}\}\ \&\ a1)\ |
                   ({k{s[2]}} & a2) | always_comb begin
                   (\{k\{s[3]\}\}\ \&\ a3); case(s)
                                             3'b001: b = a0;
endmodule
                                             3'b010: b = a1;
  More like schematic
                                             3'b100: b = a2;
                                             default: b = \{k\{1'bx\}\}\};//don't care "X"
                                           endcase
                                         end
                                       endmodule
```

Behavior level

Binary Select MUX






兩種寫法

```
// 3:1 multiplexer with binary select (arbitrary width)
module Muxb3(a2, a1, a0, sb, b);
  parameter k = 1;
  input [k-1:0] a0, a1, a2; // inputs
  input [1:0] sb; // binary select
  output[k-1:0] b;
  wire [2:0] s;

dec #(2,3) d(sb,s); // Decoder converts binary to one-hot
  mux3 #(k) m(a2, a1, a0, s, b); // multiplexer selects input
endmodule
```

```
always_comb begin
    case(sb)
    0: b = a0;
    1: b = a1;
    2: b = a2;
    default: b = {k{1'bx}};
end
```

那大的MUX怎麼辦?




ARBITER AND PRIORITY ENCODER 找第一個1

000010111

Arbiter

- Arbiter handles requests from multiple devices to use a single resource
 - For bus arbitration
 - Normalization in floating point operations




e.g. LSB has the higher priority input 0101_1100
Output 0000_0100


Finds first "1" bit in r

g[i]=1 if r[i]=1 and r[j]=0 for <u>j>i</u>

Leading one detector


1-Bit and 4-bit Arbiters





G0=r0, G1=none & r1 = r0' & r1;

Using Look-Ahead



Quiz: What's the difference between These two?


Implementing Arbitrary Width Arbiter Using Verilog

```
// arbiter (arbitrary width),
// LSB is the highest priority
                                                       always comb begin
module Arb(r, g) ;
                                                              casez(r)
  parameter n=8 ;
                                                                 4'b0000: q = 4'b0000;
  input [n-1:0] r;
                                                                 4'b???1: q = 4'b0001;
  output [n-1:0] q ;
                                                                 4'b??10: q = 4'b0010;
  wire [n-1:0] c;
                                                                 4'b?100: q = 4'b0100;
  wire [n-1:0] q;
                                                                 4'b1000: q = 4'b1000;
                                                                 default: q = 4'hx;
  assign c = \{(\sim r[n-2:0] \& c[n-2:0]), 1'b1\};
                                                              endcase
  assign q = r & c ;
                                                       end
endmodule
                                           r[i]
                                                           g[i]
        Bit-slice coding style using
                concatenation {a, b}
                index ranges c[n-2:0]
               c is 1s up to first 1 in r, then 0s
g[i]=1 if r[i]=1 and r[i]=0 for i>i
```

Priority Encoder

- Priority Encoder:
 - n-bit input signal a
 - m-bit output signal b
 - b indicates the position of the first 1 bit in a

```
always_comb begin
    casez(r)
        4'b???1: g = 2'd0;
        4'b??10: g = 2'd1;
        4'b?100: g = 2'd2;
        4'b1000: g = 2'd3;
        default: g = 2'dx;
        endcase
end
```



Check example 8.3 for programmable priority encoder

Priority Encoder with if-else

```
assign valid in = |in; //檢查不合法輸入
always @(in) begin
   if (in[3]) y = 3; else
                                                                      valid_in
   if (in[2]) y = 2; else
                                                           valid in
   if (in[1]) y = 1; else
   if (in[0]) y = 0; else
   y = 2'bx;
end
                                            un1 in 3
                                     un1 in 1
```


Priority Encoder with Priority if-else

- Priority (SystemVerilog syntax)
 - 告訴simulator/synthesizer 就照這個順序執行,沒列在上面的就當作don't care,可以被化簡


```
module encoder (
input in0 , in1 , in2 , in3 ,
output logic [3:0] encoded_output ;
always_comb
   priority if ( in0 ) encoded_output = 4'b0001 ;
      else if ( in1 ) encoded_output = 4'b0010 ;
      else if ( in2 ) encoded_output = 4'b0100 ;
      else if ( in3 ) encoded_output = 4'b1000 ;
endmodule
```

Priority Encoder if-else (?:) v.s. case

```
module mux (in0, in1, in2, in3, sel, mux out);
                    in0, in1, in2, in3;
          input
                    [1:0] sel;
          input
          output
                    mux out;
          reg
                    mux out;
          always @(in0 or in1 or in2 or in3 or sel) begin
                    case (sel)
                      2'b00: mux out = in0;
                      2'b01: mux out = in1;
                      2'b10: mux out = in2;
                      default:mux out = in3;
                    endcase
          end
endmodule
module p encoder (in0, in1, in2, in3, sel, p encoder out);
          input
                    in0, in1, in2, in3;
                    [1:0] sel;
          input
                    p encoder out;
          output
                    p encoder out;
          reg
          always @(in0 or in1 or in2 or in3 or sel) begin
                    if (sel == 2'b00)
                      p encoder out = in0;
                    else if (sel == 2'b01)
                      p encoder out = in1;
                    else if (sel == 2'b10)
                       p encoder out = in2;
                    else p encoder out = in3;
          end
endmodule
```




Generally, If-Else is **slower** unless you intend to build a priority encoder!



Priority Encoder "if-then-else" When to use?

```
always_comb
begin
 if (sel == 3'h0)
       out = in[0];
   else if (sel == 3'h1)
       out = in[1];
   else if (sel == 3'h2)
       out = in[2];
   else if (sel == 3'h3)
       out = in[3];
   else if (sel == 3'h4)
       out = in[4];
   else
       out = in[5];
```




最慢到的輸入放在最靠近輸出


end

- Assign highest priority to a late arriving critical signal
- Nested "if-then-else" can increase area and delay
- Use "case" statement if possible to describe the same function

TLDR: if-then-else vs. case

- If-then-else often infers a cascaded encoder
 - inputs signals with different arrival time
- case infers a single-level mux
 - case is better if priority encoding is not required
 - case is generally simulated faster than if-then-else
- conditional assignment (?:)
 - infers a mux with slower simulation performance
 - better avoided







COMPARATORS

Magnitude Comparator

//bit-slice design with leaf cell (from LSB) //note that initial value to be considered







```
// magnitude comparator
module MagComp(a, b, gt) ;
  parameter k=8 ;
  input [k-1:0] a, b ;
  output gt ;
  wire [k-1:0] eqi = a ~^ b ;
  wire [k-1:0] gti = a & ~b ;
  wire [k:0] gtb {((eqi[k-1:0] & gtb[k-1:0]) | gti[k-1:0]), 1'b0} ;
  wire gt = gtb[k] ;//MSB is selected as output gt;
  endmodule
```

READ ONLY MEMORIES (ROM) RANDOM ACCESS MEMORY (RAM)


Read-only memory (ROM)

- 存常數值,
- 可實現任意函數
- · 需要address decoder,所以大小狗大才划算





2-D array implementation



memory.list

ROM Model: loading data from file

```
11001
module rom using file (
                                       11010
input wire [7:0] address , // Address input
                                       @5 11001000 // 将11001存入mem[5]
@2 11010000 //将11010存入mem[2]
input wire read en , // Read Enable
@7 //直至7开始
);
                                        11001000
                                        00000000
reg [7:0] mem [0:255];
                                        111111111
assign data = (ce && read en) ? mem[address] : 8'b0;
initial begin
 $readmemb("memory.list", mem); // memory list is memory file
end
endmodule
                                                  適合大的ROM size
```

ROM with case

```
module rom using case (
input wire [7:0] address , // Address input
input wire read en , // Read Enable
);
always comb
begin
 case (address)
   0 : data = 10;
   1 : data = 55;
   2 : data = 244;
   3 : data = 0;
                           適合很小的ROM size
   4 : data = 1;
   13 : data = 8'h90;
   14 : data = 8'h70;
   15 : data = 8'h90;
 endcase
end
endmodule
```

RAM Model

```
module ram sp sr sw #(parameter DATA WIDTH = 8,
               parameter ADDR WIDTH = 8,
              parameter RAM DEPTH = (1 << ADDR WIDTH))(</pre>
                        clk , // Clock Input
input wire
input wire [ADDR WIDTH-1:0] address , // Address Input
input wire
                     cs , // Chip Select
                       we , // Write Enable/Read Enable
input wire
input wire
                        oe // Output Enable
);
//----Internal variables-----
reg [DATA WIDTH-1:0] data out ;
// Use Associative array to save memory footprint
typedef reg [ADDR WIDTH-1:0] mem addr;
reg [DATA WIDTH-1:0] mem [mem addr];
```

```
//----Code Starts Here----
// Tri-State Buffer control
// output: When we = 0, oe = 1, cs = 1
assign data = (cs && oe && !we) ? data out : 8'bz;
// Memory Write Block
// Write Operation : When we = 1, cs = 1
always @ (posedge clk)
begin : MEM WRITE
   if ( cs && we ) begin
      mem[address] = data;
   end
end
// Memory Read Block
// Read Operation: When we = 0, oe = 1, cs = 1
always @ (posedge clk)
begin : MEM READ
    if (cs && !we && oe) begin
         data out = mem[address];
    end
end
```

Reference

- [Dally] Ch. 7. 8. 9
- [Roth] Ch. 4
- http://www.asic-world.com/index.html