
PMIC HW1_report


110511277 蔡東宏

1. Layout


11級 oscillator+6級 buffer




Oscillator:




Buffer:



2. DRC




3. LVS




4. Result table

Parameter	Target	Pre-layout Simulation	Post-layout Simulation	Error Calculation
Supply Voltage (V _{DD})	1.8V	1.8 V	1.8 V	
Oscillation Range (f _{min} ~f _{max})	0.5MHz @V _{CTRL}	495 kH2 @ 424 m	V 479.9 kHz	3.05%
	2.5MHz @V _{CTRL}	2.523 MHz @ 548 W	V 2.444MHz	3.13 %
Rising Time (t _F)	<0.5ns @0.5MHz	477.4 15	492.5 ps	3.16%
	<0.5ns @2.5MHz	475.205	496.205	4.42%
Falling Time (t _R)	<0.5ns @0.5MHz	306.7 ps	320.8 PS	4.6%
	<0.5ns @2.5MHz	307 95	321.7 ps	4.19%
Duty-cycle	47% <d<53%< th=""><th>51.1%</th><th>51.4%</th><th></th></d<53%<>	51.1%	51.4%	
Number of Stage (N)	Any	11級OSC+	6级 buffer	


Outcome(fmin) vctrl=424mV




duty cycle(第一排為 pre-sim 第二排為 post-sim)




波型



Outcome(fmax) vctrl=548mV



duty cycle(第一排為 pre-sim 第二排為 post-sim)



波型

