The C1x and C++11 concurrency model

Mark Batty

University of Cambridge

January 16, 2013

C11 and C++11 Memory Model

A DRF model with the option to expose relaxed behaviour in exchange for high performance.

C11 takes it's model directly from C++11.

Allows for relaxed behaviour on target architectures, and compiler optimisation.



C++11: the next C++

1300 page prose specification defined by the ISO.

C++11: the next C++

1300 page prose specification defined by the ISO.

The design is a detailed compromise:

- hardware/compiler implementability
- useful abstractions
- broad spectrum of programmers

C++11: the next C++

1300 page prose specification defined by the ISO.

The design is a detailed compromise:

- hardware/compiler implementability
- useful abstractions
- broad spectrum of programmers

We fixed serious problems in both C++11 and C1x, both now finalised.

What does C++11 look like?

```
std::atomic<int> flag0(0),flag1(0),turn(0);
void lock(unsigned index) {
  if (0 == index) {
   flag0.store(1, std::memory_order_relaxed);
   turn.exchange(1, std::memory_order_acq_rel);
   while (flag1.load(std::memory_order_acquire)
      && 1 == turn.load(std::memory_order_relaxed))
      std::this_thread::yield();
  } else {
   flag1.store(1, std::memory_order_relaxed);
   turn.exchange(0, std::memory_order_acg_rel);
    while (flag0.load(std::memory_order_acquire)
      && 0 == turn.load(std::memory_order_relaxed))
   std::this_thread::yield();
void unlock(unsigned index) {
  if (0 == index) {
   flag0.store(0, std::memory_order_release);
 } else {
   flag1.store(0, std::memory_order_release);
  }
```

Atomic accesses take a n ordering parameter

From most relaxed to most like DRF-SC:

memory_order_relaxed
memory_order_release/memory_order_acquire
memory_order_release/memory_order_consume
memory_order_seq_cst

mo_seq_cst

The compiler must ensure that mo_seq_cst atomics have SC semantics.

The program above cannot end with r1 = r2 = 0.

mo_seq_cst

The compiler must ensure that mo_seq_cst atomics have SC semantics.

The program above cannot end with r1 = r2 = 0.

...so, MP is forbidden over mo_seq_cst. So are all other relaxed behaviours.

mo_release / mo_acquire

Supports fast implementation of the message passing idiom.

```
x = 1;
y.store(1, mo_release); | r1 = y.load(mo_acquire);
r2 = x;
```

The program above cannot end with r1 = 1 and r2 = 0.

mo_release / mo_acquire

Supports fast implementation of the message passing idiom.

```
x = 1;
y.store(1, mo_release); | r1 = y.load(mo_acquire);
r2 = x;
```

The program above cannot end with r1 = 1 and r2 = 0.

...so, MP is forbidden using mo_release and mo_acquire. SB and IRIW are allowed though.

mo_release / mo_consume

Supports faster implementation of the message passing idiom on Power.

The program above cannot end with r1 = &x and r2 = 0.

The two loads must have an address dependency.

mo_relaxed

Very fast access, but also lots of strange behaviour.

The program above can end with r1 = 1 and r2 = 1.

mo_relaxed

Very fast access, but also lots of strange behaviour.

The program above can end with r1 = 1 and r2 = 1.

...so, LB is allowed using mo_relaxed. We will see that these accesses are more relaxed than Power even.


The C1x/C++11 memory model

The C1x/C++11 memory model

- sequential execution
- simple concurrency
- expert concurrency
- very expert concurrency


A single threaded program

```
int main() {
  int x = 2;
  int y = 0;
  y = (x==x);
  return 0; }
```



A single threaded program

```
int main() {
  int x = 2;
  int y = 0;
  y = (x==x);
  return 0; }
```



The relations of a pre-execution

Each symbolic execution, E_i , contains:

sb – *sequenced before*

asw - additional synchronizes with

dd – data-dependence

The relations of a pre-execution

Each symbolic execution, E_i , contains:

sb - sequenced beforeasw - additional synchronizes withdd - data-dependence

Each full execution, X_{ij} , also has:

rf – reads from

sc – *SC* order

mo – modification order

A data race

A data race

Simple concurrency: Decker's example and SC

Simple concurrency: Decker's example and SC


```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, seq_cst); | y.store(1, seq_cst);
y.load(seq_cst);
                x.load(seq_cst);
```

Simple concurrency: Decker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, seq_cst); | y.store(1, seq_cst);
y.load(seq_cst);
                 x.load(seq_cst);
      c:W_{sc}y=1
                             e:W_{sc}x=1
                     SC
                               SC
       d:R_{sc}x=0
```

SC atomics

Read the last write in SC order.



Using only seq_cst reads and writes gives SC.

(Initialization is not seq_cst though...)

```
// sender
       // receiver
```

```
// sender
                         // receiver
                        while (0 == y.load(acquire));
x = \dots
y.store(1, release); r = x;
                           d:R_{na}x=1
```


$$\frac{ \stackrel{\textit{simple-happens-before}}{\longrightarrow} = }{ \big(\stackrel{\textit{sequenced-before}}{\longrightarrow} \cup \stackrel{\textit{synchronizes-with}}{\longrightarrow} \big)^+ }$$

```
int x, r;
mutex m;
m.lock();
x = ...
m.unlock();
m.lock();
r = x;
```


```
int x, r;
mutex m;
m.lock();
                  m.lock();
                  | r = x;
x = \dots
m.unlock();
    c:L mutex
                    h:L mutex
    d:W_{na}x=1
                 i:R_{na}x=1
    f:U mutex
```

```
int x, r;
mutex m;
m.lock();
                    m.lock();
                     r = x;
x = \dots
m.unlock();
     c:L mutex
                      h:L mutex
      sb,
                       sb,
    d:W_{na}x=1
                      i:R_{na}x=1
     f:U mutex
```

```
int x, r;
mutex m;
m.lock();
x = ...
m.unlock();
m.lock();
```




```
int x, r;
mutex m;
m.lock();
x = ...
m.unlock();
m.lock();
```



Locks and unlocks

Unlocks and locks synchronise too:

```
int x, r;
mutex m;
m.lock();
x = ...
m.unlock();
m.lock();
```



Happens-before is key to the model

Non-atomic loads read the most recent write in happens-before. (This is unique in DRF programs)

The story is more complex for atomics, as we shall see, but we cannot read from the future, in happens-before.

Data races are defined as an absence of happens-before.

A data race

Data race definition

```
let data\_races actions hb =  { (a, b) \mid \forall \ a \in actions \ b \in actions \mid  \neg \ (a = b) \land  same\_location a \ b \land  (is_write a \lor  is_write b) \land  \neg \ (same\_thread \ a \ b) \land  \neg \ (is\_atomic\_action \ a \land \ is\_atomic\_action \ b) \land  \neg \ ((a, b) \in hb \lor (b, a) \in hb)  }
```

A program with a data race has undefined behaviour.

Relaxed writes: load buffering

```
x.load(relaxed);
y.store(1, relaxed);

c:Rrlx x=1
    e:Rrlx y=1
    sb

d:Wrlx y=1
    f:Wrlx x=1
```

No synchronisation cost, but weakly ordered.

Relaxed writes: independent reads, independent writes

Expert concurrency: fences avoid excess synchronisation

Expert concurrency: fences avoid excess synchronisation

```
// receiver
while (0 == y.load(relaxed));
// sender
x = \dots
```

```
// sender
x = ...
y.store(1, release);
// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;
```

```
// receiver
// sender
                          while (0 == y.load(relaxed));
x = \dots
                          fence(acquire);
y.store(1, release);
                          r = x:
            d:W_{rel}y=1
```

```
// receiver
// sender
                         while (0 == y.load(relaxed));
x = \dots
                        fence(acquire);
y.store(1, release);
                         r = x:
```

```
// receiver
// sender
                          while (0 == y.load(relaxed));
x = \dots
                          fence(acquire);
y.store(1, release);
                          r = x:
            c:W_{na}x=1
```

Expert concurrency: modification order

Modification order is a per-location total order over atomic writes of any memory order.

Expert concurrency: modification order

Modification order is a per-location total order over atomic writes of any memory order.


Expert concurrency: modification order

Modification order is a per-location total order over atomic writes of any memory order.

```
\begin{array}{c|cccc} b:W_{rlx} x = 1 & & d:R_{rlx} x = 1 \\ \hline mo & & sb & \\ c:W_{rlx} x = 2 & & e:R_{rlx} x = 2 \end{array}
```

Coherence and atomic reads

All forbidden!




Atomics cannot read from later writes in happens before.

A successful compare_exchange is a read-modify-write.

```
x.store(1, relaxed); | compare_exchange(&x, 2, 3, relaxed, relaxed);
x.store(2, relaxed); |
x.store(4, relaxed); |
```


A successful compare_exchange is a read-modify-write.

```
x.store(1, relaxed); | compare_exchange(&x, 2, 3, relaxed, relaxed);
x.store(2, relaxed); |
x.store(4, relaxed); |
```




A successful compare_exchange is a read-modify-write.

```
x.store(1, relaxed); | compare_exchange(&x, 2, 3, relaxed, relaxed);
x.store(2, relaxed); |
x.store(4, relaxed); |
```



A successful compare_exchange is a read-modify-write.

```
x.store(1, relaxed); | compare_exchange(&x, 2, 3, relaxed, relaxed);
x.store(2, relaxed); |
x.store(4, relaxed); |
```



Very expert concurrency: consume

Weaker than acquire

Stronger than relaxed

Non-transitive happens before! (only fully transitive through data dependence, dd)

1. $P \mapsto E_1, ..., E_n$

1. $P \mapsto E_1, ..., E_n$

— find memory accesses with thread local semantics

- 1. $P \mapsto E_1, ..., E_n$
- find memory accesses with thread local semantics

2. $E_i \mapsto X_{i1}, ..., X_{im}$

- 1. $P \mapsto E_1, ..., E_n$
- find memory accesses with thread local semantics

- 2. $E_i \mapsto X_{i1}, ..., X_{im}$
- calculate happens before, check the rules

- 1. $P \mapsto E_1, ..., E_n$
- find memory accesses with thread local semantics

- 2. $E_i \mapsto X_{i1}, ..., X_{im}$
- calculate happens before, check the rules

3. is there an X_{ij} with a race?

- 1. $P \mapsto E_1, ..., E_n$
- find memory accesses with thread local semantics

- 2. $E_i \mapsto X_{i1}, ..., X_{im}$
- calculate happens before, check the rules

- 3. is there an X_{ii} with a race?
- if so then have undefined behaviour

CPPMEM - demo!

Code in, all executions out

CPPMEM - demo!

Code in, all executions out

How may a program execute in CPPMEM?

1. $P \mapsto E_1, ..., E_n$ — tracking constraints

2. $E_i \mapsto X_{i1},...,X_{im}$ — automatically uses formal model

3. is there an X_{ij} with a race?

C1x and C++11 support many modes of programming:

sequential

- sequential
- concurrent with locks

- sequential
- concurrent with locks
- with seq_cst atomics

- sequential
- concurrent with locks
- with seq_cst atomics
- with release and acquire

- sequential
- concurrent with locks
- with seq_cst atomics
- with release and acquire
- with relaxed, fences and the rest

- sequential
- concurrent with locks
- with seq_cst atomics
- with release and acquire
- with relaxed, fences and the rest
- with all of the above plus consume

C1x and C++11 support many modes of programming:

- sequential
- concurrent with locks
- with seq_cst atomics
- with release and acquire
- with relaxed, fences and the rest
- with all of the above plus consume

Mathematizing C++ concurrency. M. Batty, S. Owens, S. Sarkar, P. Sewell, and T. Weber. In Proc. 38th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages (POPL), 2011.

The full model

all tradests of	Spine a command from page of Eq. of]	
WALLEST CO.	National Colors and Printers an	Registered registeriors. The completed registering poor a	AND AND AND AND A STATE STATE STATE AND
H18 (H18) 1	Spinigophia a region arragiona a		
ALCOHOL:	personal i	State and process of the Control of	The second secon
au .	Spinorphia at the box of the box	Martine and C	To compare a section of the section
alaboralments	Tagloring States or Congress or Congress or	(San San San San San San San San San San	Stranger and the Commerce of t
			New (119 / 119 / 119 / 119
Matter and a Mill Matter of Earling of Earling	April 11	Alternative of the Stock have been all appeal from afficiency from all the Appealing contributions of the Appealing of the Ap	Management Management (
Migramore e	MID II		The state of the s
MANAGE AND ADDRESS OF THE PARTY	Medical and American	Apartonymospopora i a finishi diamana a i Apartonymospopora ()	(maker) - marginism property (maker)
	Name of Street, Street	Del of D	
Spranging	There and Ger	Sylmetric)	A SET AND DESCRIPTION OF A STREET TO LOOK. SOUTH A SET AND AND AND ADMINISTRATION OF A SET ADMINISTRATION
Mg carrier (co.e)	(Married Wallack)	And the desired state that a belief to be a belief to be a belief to the second and desired to the second and t	
and greater of a reduce of those of	(magazinetagraman) rapina al	And the statement when the A contract content of the statement of the stat	The first American State of the Control of the Cont
			summing an experience x_1 and x_2 and x_3 and x_4 and $x_$
Manager and a mininger and a (for a dy a see Tay by Tay See (a s.g))	Special Committee on State Stagnoston)	(Colonia of the Colonia of the Colon	and (in a finish)
december of the second	better to		(ii) by an of transportunity of the office of the operator $S^{-1}(x)$ and S
Management and control and	Section 4.1 (the consequence of the consequence of	(recipionism status c administration administration of control of the control of	(in a graph of many field)
	(New course)	(* - minutospin spitneratus - 1)	
A THE STATE OF THE	Apoget a referency on a reference Mayorigney	(system a registra to complete a set (se a stemation a diagno	TO GLOSSING 1
	Negle i consequent i their beginger.	(* - Non-systematics - *) (yellow a trapitors a traject in traposom in	companies at Experience points 8
-My- -Sympa-SuSyr	hologod : Series	Communication and Communicatio	Figure 2. (See Section 2. (See
Table 1 of 1	(Section)	(m = 100 m) = 1 (m) ×	William Control of the Control of th
		Polymorphisms of the Committee of the Co	- Maria - Companion and Spagnana guaran & Taglino - Companion and Spagnana guaran & ("Commission of the Commission o
Spythor allege stop		(in completion of the Completi	Canadaria (Santa Santana)
Spyther though step	(the monage of all the control of th	(to a Special Control of the Control	
Specimen and	(the form of all of all of the control of al	(spinospolin artigatum at	Najilla 8.1 maylarika a 81 mpigakanganika a na 2 militarika (1.1
		(in palmon plan or in palmon as). (i) a management in the installment of the company of the co	(SA) A Systemation A
Sparter or eng	Typigenteepint reprocessing to a data from a of their transfer of their transfer of their transfer of transfer of their transfer of tra	parameter of age	
managathyria :	(See - F	ANTHOROUGH AND NOTICE TO A SECURE AND REPORT AND ANTHOROUGH AND ANTHOROUGH AND ANTHOROUGH AND AN ADMINISTRATION OF A SECURE ASSESSMENT AND ADMINISTRATION OF A SECURE ASSESSMENT A	Property Company of the Company of t
(minim	Topigotiogicalities as:		
many polygon : "Display on the control of the cont	Spigninger street	and the second s	[Past 2] [Past 2] [Past 4] [Past
	Application of the second	age market and a second part of the second part of	The file of the second of the
Action of artical final process		anappeako pyratus kon kokuminapanakko aktion potembat an apako, anakpusią i i	3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 - 3 -
Marie and American States of States and States and States and	Topigness photos a 1 Topigness photos a titrace		(*************************************
when it has all related from the beautiful from the control of the	compliant at a (transpipel a citarely) of ()	Annal Carlot Car	Personal State of Congress Con
There of alleged trades having and frame of alleged trades having subaryons		Apparing printed form a selection described by a comparing of the comparin	The state of the s
	Mondate printers and a intersect and a Colonia, and consultant and a	(A. C.	Feety
Secretary framework and a section	emetrics at a horse a choice if	Section of the Control of the Contro	Paging and the state of the sta
prompty (transport agent) and	Sentency admir (1 to Sentence) Sentence (1		Ingellies in Engineer of Propagation (III). Ingellies and Commission and Commissi
Section 1.	hotografes (1.5c botos s 15cm f)	Propagation Community Comm	Control of the American Control
Develope Service and a service		The state of the s	
			and the second s
Description (Contract of the Contract of the C	Marie and Company of the Company of		Haddedinates - Generalis Gen
Description (Contract of the Contract of the C	The second secon	Section perpendiques of the city:	
Description (Contract of the Contract of the C	The second secon	control principal group place all a control principal group group place all a control principal group group place all a control principal group	Applications of the control of the c
Considerable (Control of State of Control	The state of the s		The state of the s
Considerable (Control of State of Control	The state of the s		The state of the s
Considerable (Control of State of Control	The state of the s	The state of the s	The state of the s
Considerable (Control of State of Control	The state of the s		The state of the s
Considerable (Control of State of Control	The state of the s	The state of the s	The state of the s
Description of the Control of the	The state of the s	The state of the s	The state of the s
Biomagnetic and a series of the series of th	The state of the s	The state of the s	The state of the s
Biomagnetic and a series of the series of th	The state of the s	Transformation of the control of the	The state of the s
Biomagnetic and a series of the series of th	The state of the s	Transformation of the control of the	The second secon
Secretary of the second of the	The second secon	Transformation of the control of the	
Secretary of the second of the	The second secon	Transformation of the control of the	
Secretary of the second of the	The second secon	The state of the s	The second secon
	The second secon	Temperature Tempe	
	The state of the s	The state of the s	
	The state of the s	The state of the s	The second secon
	The state of the s	The state of the s	The second secon
	The state of the s	The state of the s	The second secon
	The state of the s	The state of the s	The second secon
		The state of the s	The second secon
		The second secon	The second secon
		The second secon	
		The second secon	
The state of the s		The content of the co	
		The second secon	
The state of the s		The content of the co	



Are C1x and C++11 hopelessly complicated?

Programmers cannot be given this model!

With a formal definition, we can do proof, and even mechanise it.

What do we need to prove?

Are C1x and C++11 hopelessly complicated?

Programmers cannot be given this model!

With a formal definition, we can do proof, and even mechanise it.

What do we need to prove?

- implementability
- simplifications
- libraries

Can we compile to x86?

Can we compile to x86?

Operation	x86 Implementation
load(non-seq_cst)	mov
load(seq_cst)	mov
store(non-seq_cst)	mov
$store(seq_cst)$	mov; mfence
<pre>fence(non-seq_cst)</pre>	no-op
fence(seq_cst)	mfence

x86-TSO is stronger and simpler.

Recall the C/C++ semantics for program P:

1. $P \mapsto E_1, ..., E_n$,

Recall the C/C++ semantics for program P:

1. $P \mapsto E_1, ..., E_n$, each an E_{thread}

Recall the C/C++ semantics for program P:

- 1. $P \mapsto E_1, ..., E_n$, each an E_{thread}
- 2. $E_i \mapsto X_{i1}, ..., X_{im}$,

Recall the C/C++ semantics for program P:

- 1. $P \mapsto E_1, ..., E_n$, each an E_{thread}
- 2. $E_i \mapsto X_{i1}, ..., X_{im}$, collectively X_{witness}

Recall the C/C++ semantics for program P:

- 1. $P \mapsto E_1, ..., E_n$, each an E_{thread}
- 2. $E_i \mapsto X_{i1}, ..., X_{im}$, collectively X_{witness}
- 3. is there an X_{ij} with a race? (actually, several kinds...)

Recall the C/C++ semantics for program P:

- 1. $P \mapsto E_1, ..., E_n$, each an E_{thread}
- 2. $E_i \mapsto X_{i1}, ..., X_{im}$, collectively X_{witness}
- 3. is there an X_{ij} with a race? (actually, several kinds...)

In x86-TSO:

Events and dependencies, $E_{\rm x86}$ are analogous to $E_{\rm thread}$.

Recall the C/C++ semantics for program P:

- 1. $P \mapsto E_1, ..., E_n$, each an E_{thread}
- 2. $E_i \mapsto X_{i1}, ..., X_{im}$, collectively X_{witness}
- 3. is there an X_{ij} with a race? (actually, several kinds...)

In x86-TSO:

Events and dependencies, E_{x86} are analogous to E_{thread} . Execution witnesses, X_{x86} are analogous to $X_{witness}$.


Recall the C/C++ semantics for program P:

- 1. $P \mapsto E_1, ..., E_n$, each an E_{thread}
- 2. $E_i \mapsto X_{i1}, ..., X_{im}$, collectively X_{witness}
- 3. is there an X_{ij} with a race? (actually, several kinds...)


In x86-TSO:

Events and dependencies, $E_{\rm x86}$ are analogous to $E_{\rm thread}$. Execution witnesses, $X_{\rm x86}$ are analogous to $X_{\rm witness}$. There is not a DRF semantics.

Theorem



Theorem



We have a mechanised proof that C1x/C++11 behaviour is preserved.

Can we compile to IBM Power?

Can we compile to IBM Power?

C++0x Operation	POWER Implementation
Non-atomic Load	ld
Load Relaxed	ld
Load Consume	ld (and preserve dependency)
Load Acquire	ld; cmp; bc; isync
Load Seq Cst	sync; ld; cmp; bc; isync
Non-atomic Store	st
Store Relaxed	st
Store Release	lwsync; st
Store Seq Cst	sync; st

We have a hand proof that C1x/C++11 behaviour is preserved.

Can we compile to IBM Power?

C++0x Operation	POWER Implementation
Non-atomic Load	ld
Load Relaxed	ld
Load Consume	ld (and preserve dependency)
Load Acquire	ld; cmp; bc; isync
Load Seq Cst	sync; ld; cmp; bc; isync
Non-atomic Store	st
Store Relaxed	st
Store Release	lwsync; st
Store Seq Cst	sync; st

We have a hand proof that C1x/C++11 behaviour is preserved.

Clarifying and compiling C/C++ concurrency: from C++0x to POWER. M. Batty, K. Memarian, S. Owens, S. Sarkar, and P. Sewell. In Proc. 39th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL), 2012.

mo_seq_cst

The compiler must ensure that mo_seq_cst atomics have SC semantics.

The program above cannot end with r1 = r2 = 0.

Sample compilation on x86:

store: mov; mfence

load: mov

Sample compilation on Power:

store: sync; st

load: sync; ld; cmp; bc; isync

mo_release / mo_acquire

Supports fast implementation of the message passing idiom.

The program above cannot end with r1 = 1 and r2 = 0.

Accesses to the data could be reordered/optimised with mo_relaxed.

Sample compilation on x86: Sample compilation on Power: store: mov store: lwsync; st

load: mov load: ld; cmp; bc; isync

mo_release / mo_consume

Supports faster implementation of the message passing idiom on Power.

The program above cannot end with r1 = &x and r2 = 0.

The two loads have an address dependency - Power won't reorder them.

Sample compilation on x86: Sample compilation on Power: store: mov store: lwsync; st

load: mov load: ld

Refinements to the model and standards

Simplifications and meta-theorems

Full model – visible sequences of side effects are unneeded.

Simplifications and meta-theorems

Full model – visible sequences of side effects are unneeded.

Derivative models:

- without consume, happens-before is transitive.
- DRF programs using only seq_cst atomics are SC (false).

Simplifications and meta-theorems

Full model – visible sequences of side effects are unneeded.

Derivative models:

- without consume, happens-before is transitive.
- DRF programs using only seq_cst atomics are SC (false).

 $\verb"atomic_init" is a non-atomic write, and in $C1x/C++11$ they race...$

The current state of the standard

Fixed:

- Happens-before
- Coherence
- seq_cst atomics were broken

The current state of the standard

Fixed:

- Happens-before
- Coherence
- seq_cst atomics were broken

Not fixed:

Self satisfying conditionals

Self-satisfying conditionals

```
r1 = x.load(mo_relaxed);

if (r1 == 42)

y.store(r1, mo_relaxed);

c:Rrlx x=1

sb rfrf

d:Wrlx y=1

f:Wrlx x=1

r2 = y.load(mo_relaxed);

if (r2 == 42)

x.store(42, mo_relaxed);
```

Self-satisfying conditionals

```
r1 = x.load(mo_relaxed);

if (r1 == 42)

y.store(r1, mo_relaxed);

c:Rrlx x=1

sb rfrf

d:Wrlx y=1

f:Wrlx x=1

r2 = y.load(mo_relaxed);

if (r2 == 42)

x.store(42, mo_relaxed);
```

"However, implementations should not allow such behavior."

Self-satisfying conditionals

```
r1 = x.load(mo_relaxed);

if (r1 == 42)

y.store(r1, mo_relaxed);

c:Rrlx x=1

sb rfrf

d:Wrlx y=1

f:Wrlx x=1

r2 = y.load(mo_relaxed);

if (r2 == 42)

x.store(42, mo_relaxed);
```

"However, implementations should not allow such behavior."

"should not" means "is allowed to" in the standard!

...but it's not all bad!

Syntactic divide supported by simpler memory models.

Increasingly reasonable, consistent specification.

Remaining problems far less serious than Java.

Implementable above key architectures.

Thanks!

