

## CM RTCESL 4.3 Release Notes

### 1 Overview

These release notes are for the ARM® Cortex®-M0+, Cortex-M4(F) and Cortex-M7(F) Real Time Control Embedded Software Libraries release 4.3.

The purpose of this release are bug fixes and the addition of new functions. The GCC compiler in KDS for the CM7 core is supported by this release.

### Contents

1	Overview .....	1
2	What is new .....	2
3	Description .....	2

## 2 What is new

These are the new features of this release:

- KDS algorithms' support for the CM7(F) core
- New algorithms in MLIB (MnacRndSat\_F16, MnacRndSat\_F32, MnacRndSat\_F32lls, MnacRnd\_A32ass, MnacRnd\_F16, MnacRnd\_F32, MnacRnd\_F32lls, MnacSat\_F16, MnacSat\_F32, MnacSat\_F32lls, Mnac\_A32ass, Mnac\_F16, Mnac\_F32, Mnac\_F32lls)
- New algorithms in GFLIB (FlexSRampCalcIncr\_F16, FlexSRampInit\_F16, FlexSRamp\_F16, FlexRamp\_FLT, FlexRampCalcIncr\_FLT, FlexRampInit\_FLT, DFlexRamp\_FLT, DFlexRampCalcIncr\_FLT, DFlexRampInit\_FLT, FlexSRamp\_FLT, FlexSRampCalcIncr\_FLT, FlexSRampInit\_FLT)
- New algorithms in AMCLIB (ACIMRotFluxObsrv\_FLT, ACIMRotFluxObsrvInit\_FLT, ACIMSpeedMRAS\_FLT, ACIMSpeedMRASInit\_FLT, PMSMBemfObsrvAB\_F16, PMSMBemfObsrvABInit\_F16, PMSMBemfObsrvAB\_FLT, PMSMBemfObsrvABInit\_FLT)
- Fixed functions GFLIB\_CtrlPIpAW\_F16 and GFLIB\_CtrlPIDpAW\_F16, where the integration process did not stop when the input flag was set.
- The incorrect initialization in the GDFLIB\_FilterMAInit\_F16 function was fixed.

## 3 Description

This release of RTCESL supports these platforms:

- ARM Cortex M0+
- ARM Cortex M4(F)
- ARM Cortex M7(F)

It contains these libraries:

- MLIB
- GFLIB
- GDFLIB
- GMCLIB
- AMCLIB
- PCLIB

It is compiled on:

- KDS 3.2.0
- IAR 7.60.2.11350
- Keil 5.20

Optimization used:

- The accuracy is not guaranteed for some of the float functions in this version.

- 
- Maximum speed optimization is used for all libraries on all compilers.
  - GFLIB for CM0+, CM4(F), CM7(F) was compiled with Level 0 optimization using Keil; there are errors in compilation.
  - For all libraries (except for GFLIB for CM4F—compiled by the GCC compiler in KDS), the Level O3 optimization (optimize most) and the optimization flag -fno-strict-overflow were used, because of errors in compilation. GFLIB for CM4F is compiled with Level O1 optimization.

This is the list of algorithms contained in the release for the CM4(F) and CM7(F) (fixed-point 16/32-bit, 32-bit single precision floating-point):

AMCLIB\_ACIMRotFluxObsrvInit\_FLT  
AMCLIB\_ACIMRotFluxObsrv\_FLT  
AMCLIB\_ACIMSpeedMRASInit\_FLT  
AMCLIB\_ACIMSpeedMRAS\_FLT  
AMCLIB\_AngleTrackObsrvInit\_A32  
AMCLIB\_AngleTrackObsrvInit\_F16  
AMCLIB\_AngleTrackObsrv\_A32ff  
AMCLIB\_AngleTrackObsrv\_F16  
AMCLIB\_PMSMBemfObsrvABInit\_F16  
AMCLIB\_PMSMBemfObsrvABInit\_FLT  
AMCLIB\_PMSMBemfObsrvAB\_F16  
AMCLIB\_PMSMBemfObsrvAB\_FLT  
AMCLIB\_PMSMBemfObsrvDQInit\_A32fff  
AMCLIB\_PMSMBemfObsrvDQInit\_F16  
AMCLIB\_PMSMBemfObsrvDQ\_A32fff  
AMCLIB\_PMSMBemfObsrvDQ\_F16  
AMCLIB\_TrackObsrvInit\_A32af  
AMCLIB\_TrackObsrvInit\_F16  
AMCLIB\_TrackObsrv\_A32af  
AMCLIB\_TrackObsrv\_F16

GDFLIB\_FilterIIR1Init\_F16  
GDFLIB\_FilterIIR1Init\_FLT  
GDFLIB\_FilterIIR1\_F16  
GDFLIB\_FilterIIR1\_FLT  
GDFLIB\_FilterIIR2Init\_F16  
GDFLIB\_FilterIIR2Init\_FLT  
GDFLIB\_FilterIIR2\_F16  
GDFLIB\_FilterIIR2\_FLT  
GDFLIB\_FilterIIR3Init\_F16

GDFLIB\_FilterIIR3Init\_FLT  
GDFLIB\_FilterIIR3\_F16  
GDFLIB\_FilterIIR3\_FLT  
GDFLIB\_FilterIIR4Init\_F16  
GDFLIB\_FilterIIR4Init\_FLT  
GDFLIB\_FilterIIR4\_F16  
GDFLIB\_FilterIIR4\_FLT  
GDFLIB\_FilterMAInit\_F16  
GDFLIB\_FilterMAInit\_FLT  
GDFLIB\_FilterMA\_F16  
GDFLIB\_FilterMA\_FLT

GFLIB\_Acos\_F16  
GFLIB\_Acos\_FLT  
GFLIB\_Asin\_F16  
GFLIB\_Asin\_FLT  
GFLIB\_AtanYX\_A32f  
GFLIB\_AtanYX\_F16  
GFLIB\_AtanYX\_FLT  
GFLIB\_Atan\_A32f  
GFLIB\_Atan\_F16  
GFLIB\_Atan\_FLT  
GFLIB\_Cos\_F16  
GFLIB\_Cos\_FLT  
GFLIB\_Cos\_FLTa  
GFLIB\_CtrlPIDpAWInit\_F16  
GFLIB\_CtrlPIDpAWInit\_FLT  
GFLIB\_CtrlPIDpAW\_F16  
GFLIB\_CtrlPIDpAW\_FLT  
GFLIB\_CtrlPIpAWInit\_F16  
GFLIB\_CtrlPIpAWInit\_FLT  
GFLIB\_CtrlPIpAW\_F16

GFLIB\_CtrlPIpAW\_FLT  
GFLIB\_DFlexRampCalcIncr\_F16  
GFLIB\_DFlexRampCalcIncr\_FLT  
GFLIB\_DFlexRampInit\_F16  
GFLIB\_DFlexRampInit\_FLT  
GFLIB\_DFlexRamp\_F16  
GFLIB\_DFlexRamp\_FLT  
GFLIB\_DRampInit\_F16  
GFLIB\_DRampInit\_F32  
GFLIB\_DRampInit\_FLT  
GFLIB\_DRamp\_F16  
GFLIB\_DRamp\_F32  
GFLIB\_DRamp\_FLT  
GFLIB\_FlexRampCalcIncr\_F16  
GFLIB\_FlexRampCalcIncr\_FLT  
GFLIB\_FlexRampInit\_F16  
GFLIB\_FlexRampInit\_FLT  
GFLIB\_FlexRamp\_F16  
GFLIB\_FlexRamp\_FLT  
GFLIB\_FlexSRampCalcIncr\_F16  
GFLIB\_FlexSRampCalcIncr\_FLT  
GFLIB\_FlexSRampInit\_F16  
GFLIB\_FlexSRampInit\_FLT  
GFLIB\_FlexSRamp\_F16  
GFLIB\_FlexSRamp\_FLT  
GFLIB\_Hyst\_F16  
GFLIB\_Hyst\_FLT  
GFLIB\_IntegratorInit\_F16  
GFLIB\_IntegratorInit\_FLT  
GFLIB\_Integrator\_F16  
GFLIB\_Integrator\_FLT  
GFLIB\_Limit\_F16

GFLIB\_Limit\_F32  
GFLIB\_Limit\_FLT  
GFLIB\_LowerLimit\_F16  
GFLIB\_LowerLimit\_F32  
GFLIB\_LowerLimit\_FLT  
GFLIB\_Lut1D\_F16  
GFLIB\_Lut1D\_FLT  
GFLIB\_LutPer1D\_F16  
GFLIB\_LutPer1D\_FLT  
GFLIB\_RampInit\_F16  
GFLIB\_RampInit\_F32  
GFLIB\_RampInit\_FLT  
GFLIB\_Ramp\_F16  
GFLIB\_Ramp\_F32  
GFLIB\_Ramp\_FLT  
GFLIB\_Sin\_F16  
GFLIB\_Sin\_FLT  
GFLIB\_Sin\_FLTa  
GFLIB\_Sqrt\_F16  
GFLIB\_Sqrt\_F16l  
GFLIB\_Sqrt\_FLT  
GFLIB\_Tan\_F16  
GFLIB\_Tan\_FLT  
GFLIB\_Tan\_FLTa  
GFLIB\_UpperLimit\_F16  
GFLIB\_UpperLimit\_F32  
GFLIB\_UpperLimit\_FLT  
GFLIB\_VectorLimit1\_F16  
GFLIB\_VectorLimit1\_FLT  
GFLIB\_VectorLimit\_F16  
GFLIB\_VectorLimit\_FLT

GMCLIB\_ClarkInv\_F16  
GMCLIB\_ClarkInv\_FLT  
GMCLIB\_Clark\_F16  
GMCLIB\_Clark\_FLT  
GMCLIB\_DecouplingPMSM\_F16  
GMCLIB\_DecouplingPMSM\_FLT  
GMCLIB\_ElimDcBusRipFOC\_F16  
GMCLIB\_ElimDcBusRipFOC\_F16ff  
GMCLIB\_ElimDcBusRip\_F16fff  
GMCLIB\_ElimDcBusRip\_F16sas  
GMCLIB\_ParkInv\_F16  
GMCLIB\_ParkInv\_FLT  
GMCLIB\_Park\_F16  
GMCLIB\_Park\_FLT  
GMCLIB\_SvmIct\_F16  
GMCLIB\_SvmStd\_F16  
GMCLIB\_SvmU0n\_F16  
GMCLIB\_SvmU7n\_F16

MLIB\_AbsSat\_F16  
MLIB\_AbsSat\_F32  
MLIB\_Abs\_F16  
MLIB\_Abs\_F32  
MLIB\_Abs\_FLT  
MLIB\_Add4Sat\_F16  
MLIB\_Add4Sat\_F32  
MLIB\_Add4\_F16  
MLIB\_Add4\_F32  
MLIB\_Add4\_FLT  
MLIB\_AddSat\_F16  
MLIB\_AddSat\_F32  
MLIB\_Add\_A32as



MLIB\_Add\_A32ss  
MLIB\_Add\_F16  
MLIB\_Add\_F32  
MLIB\_Add\_FLT  
MLIB\_Clb\_U16l  
MLIB\_Clb\_U16s  
MLIB\_ConvSc\_A32ff  
MLIB\_ConvSc\_F16ff  
MLIB\_ConvSc\_F32ff  
MLIB\_ConvSc\_FLTaf  
MLIB\_ConvSc\_FLTlf  
MLIB\_ConvSc\_FLTsf  
MLIB\_Conv\_A32f  
MLIB\_Conv\_F16f  
MLIB\_Conv\_F16l  
MLIB\_Conv\_F32f  
MLIB\_Conv\_F32s  
MLIB\_Conv\_FLTa  
MLIB\_Conv\_FLTl  
MLIB\_Conv\_FLTs  
MLIB\_Div1QSat\_A32as  
MLIB\_Div1QSat\_F16  
MLIB\_Div1QSat\_F16ll  
MLIB\_Div1QSat\_F16ls  
MLIB\_Div1QSat\_F32  
MLIB\_Div1QSat\_F32ls  
MLIB\_Div1Q\_A32as  
MLIB\_Div1Q\_A32ll  
MLIB\_Div1Q\_A32ls  
MLIB\_Div1Q\_A32ss  
MLIB\_Div1Q\_F16  
MLIB\_Div1Q\_F16ll

MLIB\_Div1Q\_F16ls  
MLIB\_Div1Q\_F32  
MLIB\_Div1Q\_F32ls  
MLIB\_DivSat\_A32as  
MLIB\_DivSat\_F16  
MLIB\_DivSat\_F16ll  
MLIB\_DivSat\_F16ls  
MLIB\_DivSat\_F32  
MLIB\_DivSat\_F32ls  
MLIB\_Div\_A32as  
MLIB\_Div\_A32ll  
MLIB\_Div\_A32ls  
MLIB\_Div\_A32ss  
MLIB\_Div\_F16  
MLIB\_Div\_F16ll  
MLIB\_Div\_F16ls  
MLIB\_Div\_F32  
MLIB\_Div\_F32ls  
MLIB\_Div\_FLT  
MLIB\_Log2\_U16  
MLIB\_Mac4RndSat\_F16  
MLIB\_Mac4RndSat\_F32  
MLIB\_Mac4Rnd\_F16  
MLIB\_Mac4Rnd\_F32  
MLIB\_Mac4Sat\_F32ssss  
MLIB\_Mac4\_F32ssss  
MLIB\_Mac4\_FLT  
MLIB\_MacRndSat\_F16  
MLIB\_MacRndSat\_F32  
MLIB\_MacRndSat\_F32lls  
MLIB\_MacRnd\_A32ass  
MLIB\_MacRnd\_F16

MLIB\_MacRnd\_F32  
MLIB\_MacRnd\_F32lls  
MLIB\_MacSat\_F16  
MLIB\_MacSat\_F32  
MLIB\_MacSat\_F32lls  
MLIB\_Mac\_A32ass  
MLIB\_Mac\_F16  
MLIB\_Mac\_F32  
MLIB\_Mac\_F32lls  
MLIB\_Mac\_FLT  
MLIB\_MnacRndSat\_F16  
MLIB\_MnacRndSat\_F32  
MLIB\_MnacRndSat\_F32lls  
MLIB\_MnacRnd\_A32ass  
MLIB\_MnacRnd\_F16  
MLIB\_MnacRnd\_F32  
MLIB\_MnacRnd\_F32lls  
MLIB\_MnacSat\_F16  
MLIB\_MnacSat\_F32  
MLIB\_MnacSat\_F32lls  
MLIB\_Mnac\_A32ass  
MLIB\_Mnac\_F16  
MLIB\_Mnac\_F32  
MLIB\_Mnac\_F32lls  
MLIB\_Mnac\_FLT  
MLIB\_Msu4RndSat\_F16  
MLIB\_Msu4RndSat\_F32  
MLIB\_Msu4Rnd\_F16  
MLIB\_Msu4Rnd\_F32  
MLIB\_Msu4Sat\_F32ssss  
MLIB\_Msu4\_F32ssss  
MLIB\_Msu4\_FLT

MLIB\_MsuRndSat\_F16  
MLIB\_MsuRndSat\_F32  
MLIB\_MsuRndSat\_F32lls  
MLIB\_MsuRnd\_A32ass  
MLIB\_MsuRnd\_F16  
MLIB\_MsuRnd\_F32  
MLIB\_MsuRnd\_F32lls  
MLIB\_MsuSat\_F16  
MLIB\_MsuSat\_F32  
MLIB\_MsuSat\_F32lss  
MLIB\_Msu\_A32ass  
MLIB\_Msu\_F16  
MLIB\_Msu\_F32  
MLIB\_Msu\_F32lss  
MLIB\_Msu\_FLT  
MLIB\_MulNegRndSat\_A32  
MLIB\_MulNegRndSat\_F16as  
MLIB\_MulNegRnd\_A32  
MLIB\_MulNegRnd\_F16  
MLIB\_MulNegRnd\_F16as  
MLIB\_MulNegRnd\_F32  
MLIB\_MulNegRnd\_F32ls  
MLIB\_MulNegSat\_A32  
MLIB\_MulNegSat\_F16as  
MLIB\_MulNeg\_A32  
MLIB\_MulNeg\_F16  
MLIB\_MulNeg\_F16as  
MLIB\_MulNeg\_F32  
MLIB\_MulNeg\_F32ss  
MLIB\_MulNeg\_FLT  
MLIB\_MulRndSat\_A32  
MLIB\_MulRndSat\_F16

MLIB\_MulRndSat\_F16as  
MLIB\_MulRndSat\_F32  
MLIB\_MulRndSat\_F32ls  
MLIB\_MulRnd\_A32  
MLIB\_MulRnd\_F16  
MLIB\_MulRnd\_F16as  
MLIB\_MulRnd\_F32  
MLIB\_MulRnd\_F32ls  
MLIB\_MulSat\_A32  
MLIB\_MulSat\_F16  
MLIB\_MulSat\_F16as  
MLIB\_MulSat\_F32  
MLIB\_MulSat\_F32ss  
MLIB\_Mul\_A32  
MLIB\_Mul\_F16  
MLIB\_Mul\_F16as  
MLIB\_Mul\_F32  
MLIB\_Mul\_F32ss  
MLIB\_Mul\_FLT  
MLIB\_NegSat\_F16  
MLIB\_NegSat\_F32  
MLIB\_Neg\_F16  
MLIB\_Neg\_F32  
MLIB\_Neg\_FLT  
MLIB\_Rcp1Q1\_A32s  
MLIB\_Rcp1Q\_A32s  
MLIB\_Rcp1\_A32s  
MLIB\_Rcp\_A32s  
MLIB\_RndSat\_F16l  
MLIB\_Rnd\_F16l  
MLIB\_Sat\_F16a  
MLIB\_Sh1LSat\_F16

MLIB\_Sh1LSat\_F32  
MLIB\_Sh1L\_F16  
MLIB\_Sh1L\_F32  
MLIB\_Sh1R\_F16  
MLIB\_Sh1R\_F32  
MLIB\_ShLBiSat\_F16  
MLIB\_ShLBiSat\_F32  
MLIB\_ShLBi\_F16  
MLIB\_ShLBi\_F32  
MLIB\_ShLSat\_F16  
MLIB\_ShLSat\_F32  
MLIB\_ShL\_F16  
MLIB\_ShL\_F32  
MLIB\_ShRBiSat\_F16  
MLIB\_ShRBiSat\_F32  
MLIB\_ShRBi\_F16  
MLIB\_ShRBi\_F32  
MLIB\_ShR\_F16  
MLIB\_ShR\_F32  
MLIB\_Sign\_F16  
MLIB\_Sign\_F32  
MLIB\_Sign\_FLT  
MLIB\_Sub4Sat\_F16  
MLIB\_Sub4Sat\_F32  
MLIB\_Sub4\_F16  
MLIB\_Sub4\_F32  
MLIB\_Sub4\_FLT  
MLIB\_SubSat\_F16  
MLIB\_SubSat\_F32  
MLIB\_Sub\_A32as  
MLIB\_Sub\_A32ss  
MLIB\_Sub\_F16

MLIB\_Sub\_F32

MLIB\_Sub\_FLT

PCLIB\_Ctrl2P2ZInit\_F16

PCLIB\_Ctrl2P2Z\_F16

PCLIB\_Ctrl3P3ZInit\_F16

PCLIB\_Ctrl3P3Z\_F16

PCLIB\_CtrlPIDInit\_F16

PCLIB\_CtrlPID\_F16

PCLIB\_CtrlPIInit\_F16

PCLIB\_CtrlPI\_F16

PCLIB\_CtrlPIandLPInit\_F16

PCLIB\_CtrlPIandLP\_F16

This is the list of algorithms contained in the release for CM0+ (fixed-point 16- and 32-bit):

AMCLIB\_AngleTrackObsrvInit\_F16

AMCLIB\_AngleTrackObsrv\_F16

AMCLIB\_PMSMBemfObsrvDQHw\_F16

AMCLIB\_PMSMBemfObsrvDQInit\_F16

AMCLIB\_PMSMBemfObsrvDQ\_F16

AMCLIB\_TrackObsrvInit\_F16

AMCLIB\_TrackObsrv\_F16

GDFLIB\_FilterIIR1Init\_F16

GDFLIB\_FilterIIR1\_F16

GDFLIB\_FilterIIR2Init\_F16

GDFLIB\_FilterIIR2\_F16

GDFLIB\_FilterMAInit\_F16

GDFLIB\_FilterMA\_F16

GFLIB\_AtanYXHw\_F16

GFLIB\_AtanYX\_F16  
GFLIB\_Atan\_F16  
GFLIB\_Cos\_F16  
GFLIB\_CtrlPIpAWInit\_F16  
GFLIB\_CtrlPIpAW\_F16  
GFLIB\_DFlexRampCalcIncrHw\_F16  
GFLIB\_DFlexRampCalcIncr\_F16  
GFLIB\_DFlexRampInit\_F16  
GFLIB\_DFlexRamp\_F16  
GFLIB\_DRampInit\_F16  
GFLIB\_DRampInit\_F32  
GFLIB\_DRamp\_F16  
GFLIB\_DRamp\_F32  
GFLIB\_FlexRampCalcIncrHw\_F16  
GFLIB\_FlexRampCalcIncr\_F16  
GFLIB\_FlexRampInit\_F16  
GFLIB\_FlexRamp\_F16  
GFLIB\_Hyst\_F16  
GFLIB\_IntegratorInit\_F16  
GFLIB\_Integrator\_F16  
GFLIB\_Limit\_F16  
GFLIB\_Limit\_F32  
GFLIB\_LowerLimit\_F16  
GFLIB\_LowerLimit\_F32  
GFLIB\_Lut1D\_F16  
GFLIB\_LutPer1D\_F16  
GFLIB\_RampInit\_F16  
GFLIB\_RampInit\_F32  
GFLIB\_Ramp\_F16  
GFLIB\_Ramp\_F32



GFLIB\_Sin\_F16  
GFLIB\_SqrtHw\_F16  
GFLIB\_SqrtHw\_F16l  
GFLIB\_Sqrt\_F16  
GFLIB\_Sqrt\_F16l  
GFLIB\_UpperLimit\_F16  
GFLIB\_UpperLimit\_F32  
GFLIB\_VectorLimit1Hw\_F16  
GFLIB\_VectorLimit1\_F16

GMCLIB\_ClarkInv\_F16  
GMCLIB\_Clark\_F16  
GMCLIB\_DecouplingPMSM\_F16  
GMCLIB\_ElimDcBusRipFOCHw\_F16  
GMCLIB\_ElimDcBusRipFOC\_F16  
GMCLIB\_ElimDcBusRipHw\_F16sas  
GMCLIB\_ElimDcBusRip\_F16sas  
GMCLIB\_ParkInv\_F16  
GMCLIB\_Park\_F16  
GMCLIB\_SvmIct\_F16  
GMCLIB\_SvmStd\_F16  
GMCLIB\_SvmU0n\_F16  
GMCLIB\_SvmU7n\_F16

MLIB\_AbsSat\_F16  
MLIB\_AbsSat\_F32  
MLIB\_Abs\_F16  
MLIB\_Abs\_F32  
MLIB\_Add4Sat\_F16  
MLIB\_Add4Sat\_F32

MLIB\_Add4\_F16  
MLIB\_Add4\_F32  
MLIB\_AddSat\_F16  
MLIB\_AddSat\_F32  
MLIB\_Add\_A32as  
MLIB\_Add\_A32ss  
MLIB\_Add\_F16  
MLIB\_Add\_F32  
MLIB\_Clb\_U16l  
MLIB\_Clb\_U16s  
MLIB\_Conv\_F16l  
MLIB\_Conv\_F32s  
MLIB\_Div1QHw\_A32as  
MLIB\_Div1QSatHw\_A32as  
MLIB\_Div1QSat\_A32as  
MLIB\_Div1QSat\_F16  
MLIB\_Div1QSat\_F16ll  
MLIB\_Div1QSat\_F16ls  
MLIB\_Div1QSat\_F32  
MLIB\_Div1QSat\_F32ls  
MLIB\_Div1Q\_A32as  
MLIB\_Div1Q\_A32ll  
MLIB\_Div1Q\_A32ls  
MLIB\_Div1Q\_A32ss  
MLIB\_Div1Q\_F16  
MLIB\_Div1Q\_F16ll  
MLIB\_Div1Q\_F16ls  
MLIB\_Div1Q\_F32  
MLIB\_Div1Q\_F32ls  
MLIB\_DivHw1QSat\_F16

MLIB\_DivHw1QSat\_F16ll  
MLIB\_DivHw1QSat\_F16ls  
MLIB\_DivHw1QSat\_F32  
MLIB\_DivHw1QSat\_F32ls  
MLIB\_DivHw1Q\_A32as  
MLIB\_DivHw1Q\_A32ll  
MLIB\_DivHw1Q\_A32ls  
MLIB\_DivHw1Q\_A32ss  
MLIB\_DivHw1Q\_F16  
MLIB\_DivHw1Q\_F16ll  
MLIB\_DivHw1Q\_F16ls  
MLIB\_DivHw1Q\_F32  
MLIB\_DivHw1Q\_F32ls  
MLIB\_DivHwSat\_A32as  
MLIB\_DivHwSat\_F16  
MLIB\_DivHwSat\_F16ll  
MLIB\_DivHwSat\_F16ls  
MLIB\_DivHwSat\_F32  
MLIB\_DivHwSat\_F32ls  
MLIB\_DivHw\_A32as  
MLIB\_DivHw\_A32ll  
MLIB\_DivHw\_A32ls  
MLIB\_DivHw\_A32ss  
MLIB\_DivHw\_F16  
MLIB\_DivHw\_F16ll  
MLIB\_DivHw\_F16ls  
MLIB\_DivHw\_F32  
MLIB\_DivHw\_F32ls  
MLIB\_DivHw\_F32ls  
MLIB\_DivSatHw\_A32as

MLIB\_DivSat\_A32as  
MLIB\_DivSat\_F16  
MLIB\_DivSat\_F16ll  
MLIB\_DivSat\_F16ls  
MLIB\_DivSat\_F32  
MLIB\_DivSat\_F32ls  
MLIB\_Div\_A32as  
MLIB\_Div\_A32ll  
MLIB\_Div\_A32ls  
MLIB\_Div\_A32ss  
MLIB\_Div\_F16  
MLIB\_Div\_F16ll  
MLIB\_Div\_F16ls  
MLIB\_Div\_F32  
MLIB\_Div\_F32ls  
MLIB\_Log2\_U16  
MLIB\_Mac4RndSat\_F16  
MLIB\_Mac4RndSat\_F32  
MLIB\_Mac4Rnd\_F16  
MLIB\_Mac4Rnd\_F32  
MLIB\_Mac4Sat\_F32ssss  
MLIB\_Mac4\_F32ssss  
MLIB\_MacRndSat\_F16  
MLIB\_MacRndSat\_F32  
MLIB\_MacRndSat\_F32lls  
MLIB\_MacRnd\_A32ass  
MLIB\_MacRnd\_F16  
MLIB\_MacRnd\_F32  
MLIB\_MacRnd\_F32lls  
MLIB\_MacSat\_F16

MLIB\_MacSat\_F32  
MLIB\_MacSat\_F32lss  
MLIB\_Mac\_A32ass  
MLIB\_Mac\_F16  
MLIB\_Mac\_F32  
MLIB\_Mac\_F32lss  
MLIB\_MnacRndSat\_F16  
MLIB\_MnacRndSat\_F32  
MLIB\_MnacRndSat\_F32lls  
MLIB\_MnacRnd\_A32ass  
MLIB\_MnacRnd\_F16  
MLIB\_MnacRnd\_F32  
MLIB\_MnacRnd\_F32lls  
MLIB\_MnacSat\_F16  
MLIB\_MnacSat\_F32  
MLIB\_MnacSat\_F32lss  
MLIB\_Mnac\_A32ass  
MLIB\_Mnac\_F16  
MLIB\_Mnac\_F32  
MLIB\_Mnac\_F32lls  
MLIB\_Msu4RndSat\_F16  
MLIB\_Msu4RndSat\_F32  
MLIB\_Msu4Rnd\_F16  
MLIB\_Msu4Rnd\_F32  
MLIB\_Msu4Sat\_F32ssss  
MLIB\_Msu4\_F32ssss  
MLIB\_MsuRndSat\_F16  
MLIB\_MsuRndSat\_F32  
MLIB\_MsuRndSat\_F32lls  
MLIB\_MsuRnd\_A32ass

MLIB\_MsuRnd\_F16  
MLIB\_MsuRnd\_F32  
MLIB\_MsuRnd\_F32lls  
MLIB\_MsuSat\_F16  
MLIB\_MsuSat\_F32  
MLIB\_MsuSat\_F32lls  
MLIB\_Msu\_A32ass  
MLIB\_Msu\_F16  
MLIB\_Msu\_F32  
MLIB\_Msu\_F32lls  
MLIB\_MulNegRndSat\_A32  
MLIB\_MulNegRndSat\_F16as  
MLIB\_MulNegRnd\_A32  
MLIB\_MulNegRnd\_F16  
MLIB\_MulNegRnd\_F16as  
MLIB\_MulNegRnd\_F32  
MLIB\_MulNegRnd\_F32ls  
MLIB\_MulNegSat\_A32  
MLIB\_MulNegSat\_F16as  
MLIB\_MulNeg\_A32  
MLIB\_MulNeg\_F16  
MLIB\_MulNeg\_F16as  
MLIB\_MulNeg\_F32  
MLIB\_MulNeg\_F32ss  
MLIB\_MulRndSat\_A32  
MLIB\_MulRndSat\_F16  
MLIB\_MulRndSat\_F16as  
MLIB\_MulRndSat\_F32  
MLIB\_MulRndSat\_F32ls  
MLIB\_MulRnd\_A32

MLIB\_MulRnd\_F16  
MLIB\_MulRnd\_F16as  
MLIB\_MulRnd\_F32  
MLIB\_MulRnd\_F32ls  
MLIB\_MulSat\_A32  
MLIB\_MulSat\_F16  
MLIB\_MulSat\_F16as  
MLIB\_MulSat\_F32  
MLIB\_MulSat\_F32ss  
MLIB\_Mul\_A32  
MLIB\_Mul\_F16  
MLIB\_Mul\_F16as  
MLIB\_Mul\_F32  
MLIB\_Mul\_F32ss  
MLIB\_NegSat\_F16  
MLIB\_NegSat\_F32  
MLIB\_Neg\_F16  
MLIB\_Neg\_F32  
MLIB\_Rcp1Q1\_A32s  
MLIB\_Rcp1Q\_A32s  
MLIB\_Rcp1\_A32s  
MLIB\_RcpHw1Q1\_A32s  
MLIB\_RcpHw1Q\_A32s  
MLIB\_RcpHw1\_A32s  
MLIB\_RcpHw\_A32s  
MLIB\_Rcp\_A32s  
MLIB\_RndSat\_F16l  
MLIB\_Rnd\_F16l  
MLIB\_Sat\_F16a  
MLIB\_Sh1LSat\_F16

MLIB\_Sh1LSat\_F32  
MLIB\_Sh1L\_F16  
MLIB\_Sh1L\_F32  
MLIB\_Sh1R\_F16  
MLIB\_Sh1R\_F32  
MLIB\_ShLBiSat\_F16  
MLIB\_ShLBiSat\_F32  
MLIB\_ShLBi\_F16  
MLIB\_ShLBi\_F32  
MLIB\_ShLSat\_F16  
MLIB\_ShLSat\_F32  
MLIB\_ShL\_F16  
MLIB\_ShL\_F32  
MLIB\_ShRBiSat\_F16  
MLIB\_ShRBiSat\_F32  
MLIB\_ShRBi\_F16  
MLIB\_ShRBi\_F32  
MLIB\_ShR\_F16  
MLIB\_ShR\_F32  
MLIB\_Sign\_F16  
MLIB\_Sign\_F32  
MLIB\_Sub4Sat\_F16  
MLIB\_Sub4Sat\_F32  
MLIB\_Sub4\_F16  
MLIB\_Sub4\_F32  
MLIB\_SubSat\_F16  
MLIB\_SubSat\_F32  
MLIB\_Sub\_A32as  
MLIB\_Sub\_A32ss  
MLIB\_Sub\_F16





MLIB\_Sub\_F32

PCLIB\_Ctrl2P2ZInit\_F16

PCLIB\_Ctrl2P2Z\_F16

PCLIB\_Ctrl3P3ZInit\_F16

PCLIB\_Ctrl3P3Z\_F16

PCLIB\_CtrlPIDInit\_F16

PCLIB\_CtrlPID\_F16

PCLIB\_CtrlPIInit\_F16

PCLIB\_CtrlPI\_F16

PCLIB\_CtrlPIandLPInit\_F16

PCLIB\_CtrlPIandLP\_F16

#### How to Reach Us:

##### Home Page:

[www.nxp.com](http://www.nxp.com)

##### Web Support:

[www.nxp.com/support](http://www.nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, and the Freescale logo are the trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2016 NXP B.V.

