

MCUXpresso SDK Release Notes

Supporting MCIMX7ULP-EVKB



Contents

Chapter 1 Overview..... 3

Chapter 2 MCUXpresso SDK..... 4

Chapter 3 Development tools..... 5

Chapter 4 Supported development systems.....6

Chapter 5 Release contents.....7

Chapter 6 MCUXpresso SDK release package.....8

Chapter 7 MISRA compliance..... 9

Chapter 8 Known issues..... 12

Chapter 1

Overview

The MCUXpresso Software Development Kit (SDK) is a collection of software enablement for Microcontrollers that includes peripheral drivers, high-level stacks including mbed TLS cryptography libraries, other middleware packages, multicore support and integrated RTOS support for FreeRTOS™ OS. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications and driver example projects, and API documentation to help the customers quickly leverage the support of the MCUXpresso SDK.

For more details about MCUXpresso SDK, see the MCUXpresso SDK homepage [MCUXpresso-SDK: Software Development Kit](#).

NOTE

See the attached Change Logs section at the end of this document to reference the device-specific driver logs, middleware logs, and RTOS log.

Chapter 2

MCUXpresso SDK

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK v2.x.x, includes support for both LPC and i.MX System-on-Chips (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, and i.MX silicon. The MCUXpresso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to have access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows for easy cloning of existing SDK examples and demos, allowing users to easily leverage the existing software examples provided by the SDK for their own projects.

NOTE

In order to maintain compatibility with legacy Freescale code, the filenames and source code in MCUXpresso SDK containing the legacy Freescale prefix 'FSL' has been left as is. The 'FSL' prefix has been redefined as the NXP Foundation Software Library.

Chapter 3

Development tools

The MCUXpresso SDK was compiled and tested with these development tools:

- IAR Embedded Workbench for Arm version 8.32.3
- Makefiles support with GCC revision 8-2018-q4-major update from Arm Embedded

Chapter 4

Supported development systems

This release supports boards and devices listed in this table. Boards and devices in boldface were tested in this release:

Table 1. Supported MCU devices and development boards

Development boards	MCU devices
MCIMX7ULP-EVKB RevA	MCIMX7U5DVP08 , MCIMX7U5DVK08, MCIMX7U5CVP05, MCIMX7U3DVK08, MCIMX7U3CVP05

Chapter 5

Release contents

This table provides an overview of the MCUXpresso SDK release package contents and locations.

Table 2. Release contents

Deliverable	Location
Boards	<install_dir>/boards
Demo applications	<install_dir>/boards/<board_name>/demo_apps
Driver examples	<install_dir>/boards/<board_name>/driver_examples
Cortex Microcontroller Software Interface Standard (CMSIS) driver examples	<install_dir>/boards/<board_name>/cmsis_driver_examples
mmCAU examples	<install_dir>/middleware/mmcau_examples
RTOS examples	<install_dir>/boards/<board_name>/rtos_examples
Multicore examples	<install_dir>/boards/<board_name>/multicore_examples
mbed TLS examples	<install_dir>/boards/<board_name>/mbedtls_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
mbed TLS	<install_dir>/middleware/mbedtls
mmCAU	<install_dir>/middleware/mmcau
Multicore stack	<install_dir>/middleware/multicore
Driver, SoC header files, extension header files and feature header files, utilities	<install_dir>/devices/<device_name>
CMSIS Arm Cortex [®] -M header files, DSP library source	<install_dir>/CMSIS
Peripheral Drivers	<install_dir>/devices/<device_name>/drivers
CMSIS drivers	<install_dir>/devices/<device_name>/cmsis_drivers
Utilities such as debug console	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos
Tools	<install_dir>/tools

Chapter 6

MCUXpresso SDK release package

The MCUXpresso SDK release package contents are aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, documentation, middleware, and RTOS support.

6.1 Device support

The device folder contains all available software enablement for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header file, device register feature header file, CMSIS derived device SVD, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a simple debug console.

The device-specific header files provide a direct access to the MCU peripheral registers. The device header file provides an overall SoC memory mapped register definition. In addition to the overall device memory mapped header file, the MCUXpresso SDK also includes the feature header file for each peripheral instantiated on the SoC.

The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code is a CMSIScompliant startup that efficiently transfers the code execution to the main() function.

6.1.1 Board support

The boards folder provides the board-specific demo applications, driver examples, RTOS, and middleware examples.

6.1.2 Demo applications and other examples

The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps.

The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

6.2 Middleware

6.2.1 RTOS

The MCUXpresso SDK is integrated with FreeRTOS OS.

6.2.2 Security libraries

The MCUXpresso SDK is pre-integrated with mbedTLS library. The integration demonstrates hardware acceleration of various cryptography algorithms and random number generation.

6.2.3 CMSIS

The MCUXpresso SDK is shipped with the standard CMSIS development pack, including the prebuilt libraries.

Chapter 7

MISRA compliance

All MCUXpresso SDK drivers and USB stack comply to MISRA 2012 rules with the following exceptions.

Table 3. MISRA exceptions

Exception Rules	Description
Directive 4.4	Sections of code should not be commented out.
Directive 4.5	Identifiers in the same name space with overlapping visibility should be typographically unambiguous.
Directive 4.6	Typedef that indicate size and signedness should be used in place of the basic numerical type.
Directive 4.8	If a pointer to a structure or union is never dereferenced within a transaction unit then the implementation of the object should be hidden.
Directive 4.9	A function should be used in preference to a function like macro where they are interchangeable.
Directive 4.10	Precautions shall be taken in order to prevent the contents of a header file being included more than once.
Directive 4.11	The validity of values passed to library functions shall be checked.
Rule 2.3	A project should not contain unused type declarations.
Rule 2.4	A project should not contain unused tag declarations.
Rule 2.5	A project should not contain unused macro declarations.
Rule 2.7	There should be no unused parameters in functions.
Rule 3.1	The character sequences <code>/*</code> and <code>//</code> shall not be used within a comment.
Rule 5.1	External identifiers shall be distinct.
Rule 5.3	An identifier declared in an inner scope shall not hide an identifier declared in an outer scope.
Rule 5.7	A tag name shall be a unique identifier.
Rule 5.9	Identifiers that define objects or functions with external linkage shall be unique.
Rule 8.13	A pointer should point to a const-qualified type whenever possible.
Rule 8.3	All declarations of an object or function shall use the same names and type qualifiers.
Rule 8.6	An identifier with external linkage shall have exactly one external definition.
Rule 8.7	Octal constants shall not be used.

Table continues on the next page...

Table 3. MISRA exceptions (continued)

Rule 8.9	A object should be defined at block scope if its identified only appears in a single function.
Rule 10.1	Operands shall not be of an inappropriate essential type.
Rule 10.3	The value of an expression shall not be assigned to an object with a narrower essential type of a different essential type category.
Rule 10.4	Both operands of an operator in which the usual arithmetic conversions are performed shall have the same essential type category.
Rule 10.5	The value of an expression should not be cast to an inappropriate essential type.
Rule 10.6	The value of a composite expression shall not be assigned to an object with wider essential type.
Rule 10.7	If a composite expression is used as one operand of an operator in which the usual arithmetic conversions are performed then the other operand shall not have wider essential type.
Rule 10.8	The value of a composite expression shall not be cast to a different essential type category or a wider essential type.
Rule 11.1	Conversions shall not be performed between a pointer to a function and any other type.
Rule 11.3	A case shall not be performed between a pointer to object type and a pointer to a different object type.
Rule 11.4	A conversion should not be performed between a pointer to object and an integer type.
Rule 11.5	A conversion should not be performed from pointer to void into pointer to object.
Rule 11.6	A cast shall not be performed between pointer to void and an arithmetic type.
Rule 12.1	The precedence of operators within expressions should be made explicit.
Rule 12.2	The right hand operator of a shift operator shall lie in the range zero to one less than the width in bits of the essential type of the left hand operand.
Rule 13.3	A full expression containing an increment(++) or decrement(--) operator should have no other potential side effects other than that caused by the increment or decrement operator.
Rule 13.5	The right hand operand of a logical && or operator shall not contain persistent side effects.
Rule 14.2	A for loop shall be well formed.

Table continues on the next page...

Table 3. MISRA exceptions (continued)

Rule 14.4	The controlling expressions of an statement and the controlling expression of an iteration-statement shall have essentially Boolean type.
Rule 15.5	A function should have a single point of exit at the end.
Rule 16.1	All switch statements shall be well-formed.
Rule 17.1	The feature of <stdarg.h> shall not be used.
Rule 18.4	The +, -, += and -= operators should not be applied to an expression of pointer type.
Rule 19.2	The union keyword should not be used.
Rule 20.1	#include directives should only be preceded by preprocessor directives or comments.
Rule 20.10	The # and ## preprocessor operators should not be used.
Rule 21.1	#define and #undef shall not be used on a reserved identifier or reserved macro name.

Chapter 8

Known issues

8.1 Maximum file path length in Windows 7[®] operating system

Windows 7 operating system imposes a 260 character maximum length for file paths. When installing the MCUXpresso SDK, place it in a directory close to the root to prevent file paths from exceeding the maximum character length specified by the Windows operating system. The recommended location is the `C:\nxp` folder.

MCUXpresso SDK Release Notes Supporting EVK-MCIMX7ULP

Change Logs

Contents

Driver Change Log	1
ACMP	1
CACHE	1
CRC	1
DAC12	2
DMAMUX	2
EDMA	2
EWM	4
FLEXIO	4
FLEXIO_UART	4
FLEXIO_I2C	5
FLEXIO_SPI	6
FLEXIO_I2S	7
FLEXIO_MCU_LCD	8
FLEXIO_CAMERA	8
GPIO	8
LLWU	9
LPADC	9
LPI2C	10
LPIT	12
LPSPI	12

Contents

Title	Page Number
LPTMR	12
LPUART	13
MU	14
MSMC	14
PMC0	14
PORT	14
QSPI	15
SAI	16
SEMA42	18
TPM	18
TRGMUX	19
TSTMR	19
WDOG32	19
XRDC	19
CLOCK	20
IOMUXC	20
LPI2C_CMSIS	20
LPSPi_CMSIS	21
LPUART_CMSIS	21
Middleware Change Log	22
mbdTLS for MCUXpresso SDK	22
Multicore SDK	25
RTOS Change Log	27
FreeRTOS for MCUXpresso SDK.	27

1 Driver Change Log

ACMP

The current ACMP driver version is 2.0.4.

- 2.0.4
 - Bug fix:
 - * Avoided changing w1c bit in ACMP_SetRoundRobinPreState().
- 2.0.3
 - Added feature functions for different power domain's usage (1.8 V and 3 V). These functions are first enabled in ULP1. They are about:
 - * ACMP_EnableLinkToDAC()
 - * ACMP_SetDiscreteModeConfig()
 - * ACMP_GetDefaultDiscreteModeConfig()
- 2.0.2
 - Coding style changes:
 - * Changed coding style of peripheral base address from "s_acmpBases" to "s_acmpBase".
- 2.0.1
 - Bug fix:
 - * Fixed bug regarding the function "ACMP_SetRoundRobinConfig". It will not continue execution but returns directly after disabling round robin mode.

CACHE

The current CACHE driver version is 2.0.1.

- 2.0.1
 - Fixed the over 4 KB size maintenance issue in invalidate/clean/clean&invalidate by range AP-Is.
- 2.0.0
 - Initial version.

CRC

The current CRC driver version is 2.0.1.

- 2.0.1
 - Bug fix:
 - * DATA and DATALL macro definition moved from header file to source file.
- 2.0.0
 - Initial version.

DAC12

The current DAC12 driver version is 2.0.0.

- 2.0.0
 - Initial version.

DMAMUX

The current DMAMUX driver version is 2.0.3.

- 2.0.3
 - Fixed the issue for MISRA-2012 check.
 - * Fixed rule 10.4, rule 10.3.
- 2.0.2
 - New feature:
 - * Added an always-on enable feature to a DMA channel for ULP1 DMAMUX support.
- 2.0.1
 - Bug fix:
 - * Fixed build warning while setting the DMA request source in DMAMUX_SetSource-Change issue by changing the type of the parameter source from uint8_t to uint32_t.
- 2.0.0
 - Initial version.

EDMA

The current eDMA driver version is 2.1.8.

- 2.1.8
 - Bug fix:
 - * Fixed wrong channel preemption base address used in EDMA_SetChannelPreemption-Config api that will cause channel preemption register cannot configure correctly.
- 2.1.7
 - Bug fix:
 - * Fixed wrong transfer size setting
 - Add 8 bytes transfer configuration and feature for RT series
 - Add feature to support 16 bytes transfer for Kinetis
 - * Fixed the issue that EDMA_HandleIRQ will go to incorrect branch When TCD is not used and callback function is not registered.
- 2.1.6
 - Bug fix:
 - * Fixed KW3X MISRA Issue.
 - Rule 14.4, 10.8, 10.4, 10.7, 10.1, 10.3, 13.5, 13.2.
 - Improvements:
 - * Clear IRQ handler that not available for specific platform with macro FSL_FEATURE_-

EDMA_MODULE_CHANNEL_IRQ_ENTRY_SHARED_OFFSET.

- 2.1.5
 - Improvements:
 - * Improve EDMA IRQ handler to support half interrupt feature.
- 2.1.4
 - Bug fix:
 - * Clear enabled request, status during EDMA_Init for the case that EDMA is halted before reinitialization.
- 2.1.3
 - Bug fix:
 - * Add clear DONE bit in IRQ handler to avoid overwrite TCD issue.
 - * Optimize above solution for the case that transfer request occurs in callback.
- 2.1.2
 - Improvements:
 - * Added interface to get next TCD address.
 - * Added interface to get the unused TCD number.
- 2.1.1
 - Improvements:
 - * Added documentation for eDMA data flow when scatter/gather is implemented for the EDMA_HandleIRQ API.
 - * Updated and corrected some related comments in the EDMA_HandleIRQ API and edma_handle_t struct.
- 2.1.0
 - Improvements:
 - * Changed the EDMA_GetRemainingBytes API into EDMA_GetRemainingMajorLoopCount due to eDMA IP limitation (see API comments/note for further details).
- 2.0.5
 - Improvements:
 - * Added pubweak DriverIRQHandler for K32H844P (16 channels shared).
- 2.0.4
 - Improvements:
 - * Added support for SoCs with multiple eDMA instances.
 - * Added pubweak DriverIRQHandler for KL28T DMA1 and MCIMX7U5_M4.
- 2.0.3
 - Bug fix:
 - * Fixed the incorrect pubweak IRQHandler name issue, which causes re-definition build errors when client sets his/her own IRQHandler, by changing the 32-channel IRQHandler name to DriverIRQHandler.
- 2.0.2
 - Bug fix:
 - * Fixed incorrect minorLoopBytes type definition in _edma_transfer_config struct, and defined minorLoopBytes as uint32_t instead of uint16_t.
- 2.0.1
 - Bug fix:
 - * Fixed the eDMA callback issue (which did not check valid status) in EDMA_HandleIRQ

API.

- 2.0.0
 - Initial version.

EWM

The current EWM driver version is 2.0.1.

- 2.0.1
 - Fixed EWM_Deinit hard fault issue.
- 2.0.0
 - Initial version.

FLEXIO

The current FLEXIO driver version is 2.0.2.

- 2.0.2:
 - Improvements:
 - * Split FlexIO component, which combines all flexio/flexio_uart/flexio_i2c/flexio_i2s drivers into several components. FlexIO component, flexio_uart component, flexio_i2c_master component, and flexio_i2s component.
- 2.0.1
 - Bug fix:
 - * Fixed the dozen mode configuration error in FLEXIO_Init API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.

FLEXIO_UART

The current FLEXIO_UART driver version is 2.1.5.

- 2.1.5
 - Triggered user callback when all data is in ringbuffer are received when calling FLEXIO_UART_TransferReceiveNonBlocking.
- 2.1.4
 - Unified component full name to FLEXIO UART (DMA/EDMA) driver
- 2.1.3
 - Bug fixes: The following modifications support FlexIO using multiple instances.
 - * Removed FLEXIO_Reset API in module Init APIs.
 - * Updated module Deinit APIs to reset the shifter/timer configuration instead of disable module and disable clock.
 - * Updated module Enable APIs to only support enable operation.
- 2.1.2
 - Bug fixes:

- * Fixed the transfer count calculation issue in FLEXIO_UART_TransferGetReceiveCount, FLEXIO_UART_TransferGetSendCount, FLEXIO_UART_TransferGetReceiveCountDMA, FLEXIO_UART_TransferGetSendCountDMA, FLEXIO_UART_TransferGetReceiveCountEDMA and FLEXIO_UART_TransferGetSendCountEDMA
- * Fixed the Dozen mode configuration error in FLEXIO_UART_Init API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
- * Reported error when set baudrate too low and FLEXIO cannot reach that baudrate.
- * Disabled FLEXIO_UART receive interrupt instead of disable all NVIC when read data from ring buffer. Because ring buffer is used, receive nonblocking disables all NVIC interrupts to protect the ring buffer. This has negative effects on other IPS which are using interrupt.
- 2.1.1
 - Bug fixes:
 - * Changed the API name FLEXIO_UART_StopRingBuffer to FLEXIO_UART_TransferStopRingBuffer to align with the definition in C file.
- 2.1.0
 - New features:
 - * Added Transfer prefix in transactional APIs.
 - * Added txSize/rxSize in handle structure to record the transfer size.
 - Bug fixes:
 - * Added error handle to handle the data count is zero or data buffer is NULL situation.

FLEXIO_I2C

The current FLEXIO_I2C driver version is 2.1.8.

- 2.1.8
 - Fixed coverity issue of useless call in FLEXIO_I2C_MasterTransferRunStateMachine.
- 2.1.7
 - Bug fix:
 - * Fixed the issue that FLEXIO_I2C_MasterTransferBlocking does not wait for STOP bit sent.
- 2.1.6
 - Bug fix:
 - * Fixed the issue that I2C Master transfer APIs(blocking/non-blocking) does not support the situation that master transfer with subaddress and transfer data size zero, which means no data follows by the subaddress.
- 2.1.5
 - Unified component full name to FLEXIO I2C driver.
- 2.1.4
 - Bug fixes: The following modifications support FlexIO using multiple instances.
 - * Removed FLEXIO_Reset API in module Init APIs.
 - * Updated module Deinit APIs to reset the shifter/timer config instead of disable module

- and disable clock.
 - * Updated module Enable APIs to only support enable operation.
- 2.1.3
 - Changed the prototype of FLEXIO_I2C_MasterInit to return kStatus_Success if initialization successfully and return kStatus_InvalidArgument if "(srcClock_Hz / masterConfig->baudRate_Bps) / 2 - 1" exceeds 0xFFU.
- 2.1.2
 - Fixed the FLEXIO I2C issue where the master cannot receive data from I2C slave in high baudrate.
 - Fixed the FLEXIO I2C issue where the master cannot receive NAK when master sends non-existent addr.
 - Fixed the FLEXIO I2C issue where the master cannot get transfer count successfully.
 - Fixed the FLEXIO I2C issue where the master cannot receive data successfully when sending data first.
 - Fixed the Dozen mode configuration error in FLEXIO_I2C_MasterInit API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
 - Fixed the FLEXIO_I2C_MasterTransferBlocking API calls FLEXIO_I2C_MasterTransferCreateHandle issue. This leads the s_flexioHandle/s_flexioIsr/s_flexioType variable written. Then, if calling FLEXIO_I2C_MasterTransferBlocking API multiple times, the s_flexioHandle/s_flexioIsr/s_flexioType variable cannot be written any more due to it being out of range. This leads to the following: NonBlocking transfer APIs cannot work due to register IRQ failed.
- 2.1.1
 - Bug fixes:
 - * Implemented the FLEXIO_I2C_MasterTransferBlocking API which defined in header file but has no implementation in the C file.
- 2.1.0
 - New features:
 - * Added Transfer prefix in transactional APIs.
 - * Added transferSize in handle structure to record the transfer size.

FLEXIO_SPI

The current FLEXIO_SPI driver version is 2.1.3.

- 2.1.3
 - Unify component full name to FLEXIO SPI (DMA/EDMA) Driver
- 2.1.2
 - Bug fixes: The following modification support FlexIO using multiple instances.
 - * Removed FLEXIO_Reset API in module Init APIs.
 - * Updated module Deinit APIs to reset the shifter/timer config instead of disable module and disable clock.
 - * Updated module Enable APIs to only support enable operation.
- 2.1.1

- Bug fixes:
 - * Fixed bug where FLEXIO SPI transfer data is in 16 bit per frame mode with eDMA.
 - * Fixed bug where FLEXIO SPI transfer data is in 16 bit per frame and direction is Lsbfirst mode with eDMA and interrupt.
 - * Fixed the Dozen mode configuration error in FLEXIO_SPI_MasterInit/FLEXIO_SPI_SlaveInit API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
- Optimization:
 - * Added #ifndef/#endif to allow user to change the default TX value at compile time.
- 2.1.0
 - New features:
 - * Added Transfer prefix in transactional APIs.
 - * Added transferSize in handle structure to record the transfer size.
 - Bug fixes:
 - * Fixed the error register address return for 16-bit data write in FLEXIO_SPI_GetTxData-RegisterAddress.
 - * Provided independent IRQHandler/transfer APIs for Master and slave to fix the baudrate limit issue.

FLEXIO_I2S

The current FLEXIO_I2S driver version is 2.1.6.

- 2.1.6
 - Bug fix:
 - * Added reset FLEXIO before FLEXIO I2S init to make sure FLEXIO status is normal.
- 2.1.5
 - Bug fix:
 - * Fixed I2S driver use hard code for bitwidth setting.
- 2.1.4
 - Unified component's full name to FLEXIO I2S (DMA/EDMA) driver.
- 2.1.3
 - Bug fixes: The following modifications support FLEXIO using multiple instances.
 - * Removed FLEXIO_Reset API in module Init APIs.
 - * Updated module Deinit APIs to reset the shifter/timer config instead of disable module and disable clock.
 - * Updated module Enable APIs to only support enable operation.
- 2.1.2
 - New features:
 - * Added configure items for all pin polarity and data valid polarity.
 - * Added default configure for pin polarity and data valid polarity.
- 2.1.1
 - Bug fixes:
 - * Fixed FLEXIO I2S RX data read error and eDMA address error.

- * Fixed FLEXIO I2S slave timer compare setting error.
- 2.1.0
 - New features:
 - * Added Transfer prefix in transactional APIs.
 - * Added transferSize in handle structure to record the transfer size.

FLEXIO_MCU_LCD

The current FLEXIO_MCU_LCD driver version is 2.0.2.

- 2.0.2
 - Unified component full name to FLEXIO_MCU_LCD (EDMA) driver.
- 2.0.1
 - Bug fixes: The following modification to support FlexIO using multiple instances.
 - * Removed FLEXIO_Reset API in module Init APIs.
 - * Updated module Deinit APIs to reset the shifter/timer configuration instead of disable module and disable clock.
 - * Updated module Enable APIs to only support enable operation.
- 2.0.0
 - Initial version.

FLEXIO_CAMERA

The current FLEXIO_CAMERA driver version is 2.1.2.

- 2.1.2
 - Unified component full name to FLEXIO CAMERA (EDMA) driver.
- 2.1.1
 - Bug fixes: The following modifications support FlexIO using multiple instances.
 - * Removed FLEXIO_Reset API in module Init APIs.
 - * Updated module Deinit APIs to reset the shifter/timer configuration instead of disable module and disable clock.
 - * Updated module Enable APIs to only support enable operation.
- 2.1.0
 - New features:
 - * Added Transfer prefix in transactional APIs.

GPIO

The current driver version is 2.3.2.

- 2.3.2
 - Fix the issue for MISRA-2012 check.
 - * Fixed rule 3.1, 10.1, 8.6, 10.6, 10.3.

- 2.3.1:
 - Remove deprecated APIs.
- 2.3.0:
 - New feature:
 - * Update the driver code to adapt the case of interrupt configurations in GPIO module. New APIs were added to configure the GPIO interrupt settings if the module has this feature on it.
- 2.2.1:
 - API interface changes:
 - * Refined naming of API while keep all original APIs by marking them as deprecated. Original API will be removed in next release. The main change is update API with prefix of `_PinXXX()` and `_PortXXX`.
- 2.1.1:
 - API interface changes:
 - * Added API for the check attribute bytes.
- 2.1.0:
 - API interface changes:
 - * Added "pins" or "pin" to some APIs' names.
 - * Renamed "`_PinConfigure`" to "`GPIO_PinInit`".

LLWU

The current LLWU driver version is 2.0.2.

- 2.0.2
 - Optimization:
 - * Corrected driver function `LLWU_SetResetPinMode` parameter name.
 - Bug fix:
 - * Fixed MISRA-2012 rules.
 - Rule 14.4, 10.8, 10.4, 10.3.
- 2.0.1
 - Miscellaneous changes:
 - * Updates for KL8x.
- 2.0.0
 - Initial version.

LPADC

The current LPADC driver version is 2.1.1.

- 2.1.1
 - Updated the gain calibration formula.
 - Used feature to segregate the new item `kLPADC_TriggerPriorityPreemptSubsequently`.
- 2.1.0

- New features:
 - * Added the API LPADC_SetOffsetValue() to support configure offset trim value manually.
 - * Added the API LPADC_DoOffsetCalibration() to do offset calibration independently.
- Improvements:
 - * Improved the usage of macros and remove invalid macros.
- 2.0.2
 - Added support for platforms with 2 FIFOs and different calibration measures.
- 2.0.1
 - Ensured the API LPADC_SetConvCommandConfig configure related registers correctly.
- 2.0.0
 - Initial version.

LPI2C

The current LPI2C driver version is 2.1.9.

- 2.1.9
 - Fixed coverity issue of unchecked return value in I2C_RTOS_Transfer. Fixed coverity issue of operands does not affect the result in LPI2C_SlaveReceive and LPI2C_SlaveSend.
 - Removed STOP signal wait when NAK detected.
 - Cleared slave repeat start flag before transmission started in LPI2C_SlaveSend/LPI2C_SlaveReceive. The issue is that LPI2C_SlaveSend/LPI2C_SlaveReceive does not handle with the reserved repeat start flag. This causes the next slave to send a break, and the master is always in the receive data status, but cannot receive data.
- 2.1.8
 - Bug fix:
 - * Fixed the transfer issue with LPI2C_MasterTransferNonBlocking, kLPI2C_TransferNoStopFlag, and the wait transfer done through callback in a way it is not doing a blocking transfer.
 - * Fixed issue where STOP signal does not appear in the bus when NAK event happens.
- 2.1.7
 - Bug fix:
 - * Cleared the stopflag before transmission started in LPI2C_SlaveSend/LPI2C_SlaveReceive. The issue is that LPI2C_SlaveSend/LPI2C_SlaveReceive does not handle with the reserved stop flag and causes the next slave to send a break, and the master always stays in the receive data status but cannot receive data.
- 2.1.6
 - Bug fix:
 - * Fixed driver MISRA build error and C++ build error in LPI2C_MasterSend and LPI2C_SlaveSend.
 - * Reset FIFO in LPI2C Master Transfer functions to avoid that there are still remaining bytes in FIFO during last transfer.
 - * Fixed issue where LPI2C_MasterStop does not return the correct NAK status in the bus for second transfer to the non-existing slave address.

- 2.1.5
 - Bug fix:
 - * Extended the Driver IRQ handler to support LPI2C4 and change to use ARRAY_SIZE(k-Lpi2cBases) instead of FEATURE COUNT to decide the array size for handle pointer array.
- 2.1.4
 - Bug fix:
 - * Fixed the LPI2C_MasterTransferEDMA receive issue when LPI2C share same request source for TX/RX DMA request. Previously, the API uses scatter-gather method, which handles the command transfer first, then handles the linked TCD which is preset with the receive data transfer. The issue is that the TX DMA request and the RX DMA request are both enabled, so when the DMA finished the first command TCD transfer and handled the receive data TCD, the TX DMA request still happens due to TX FIFO empty. The result is the RX DMA transfer starts, without waiting on the expected RX DMA request.
 - * Fixed the issue by enabling IntMajor interrupt for the command TCD and checking if there is a linked TCD to disable the TX DMA request in LPI2C_MasterEDMACallback API.
- 2.1.3
 - Improvement:
 - * Added LPI2C_WATI_TIMEOUT macro to allow the user to specify the timeout times for waiting flags in functional API and blocking transfer API.
 - * Added LPI2C_MasterTransferBlocking API.
- 2.1.2
 - Bug fix:
 - * In LPI2C_SlaveTransferHandleIRQ, reset the slave status to idle when stop flag is detected.
- 2.1.1
 - Bug fix:
 - * Disabled auto-stop feature in eDMA driver. Previously, the auto-stop feature was enabled at transfer when transferring with stop flag. If the previous transfer was without stop flag, because the auto-stop feature is enabled, then when starting a new transfer with stop flag, the stop flag sends before starting the new transfer, and the start flag cannot successfully send, so the transfer cannot start.
 - * Changed default slave configuration with address stall false.
- 2.1.0
 - API name change:
 - * LPI2C_MasterTransferCreateHandle -> LPI2C_MasterCreateHandle.
 - * LPI2C_MasterTransferGetCount -> LPI2C_MasterGetTransferCount.
 - * LPI2C_MasterTransferAbort -> LPI2C_MasterAbortTransfer.
 - * LPI2C_MasterTransferHandleIRQ -> LPI2C_MasterHandleInterrupt.
 - * LPI2C_SlaveTransferCreateHandle -> LPI2C_SlaveCreateHandle.
 - * LPI2C_SlaveTransferGetCount -> LPI2C_SlaveGetTransferCount.
 - * LPI2C_SlaveTransferAbort -> LPI2C_SlaveAbortTransfer.
 - * LPI2C_SlaveTransferHandleIRQ -> LPI2C_SlaveHandleInterrupt.
- 2.0.0

- Initial version.

LPIT

The current LPIT driver version is 2.0.0.

- 2.0.0
 - Initial version.

LPSPI

The current LPSPI driver version is 2.0.3.

- 2.0.3
 - Bug fix:
 - * Removed LPSPI_Reset() from LPSPI_MasterInit() and LPSPI_SlaveInit(), because this API may glitch the slave select line. If needed, call this function manually.
- 2.0.2
 - New feature:
 - * Added dummy data set up API to allow users to configure the dummy data to be transferred.
 - * Enabled the 3-wire mode, SIN and SOUT pins can be configured as input/output pin.
- 2.0.1
 - Bug fix:
 - * The clock source should be divided by the PRESCALE setting in LPSPI_MasterSetDelayTimes function.
 - * Fixed the bug that LPSPI_MasterTransferBlocking function would hang in some corner cases.
 - Optimization:
 - * Added #ifndef/#endif to allow user to change the default TX value at compile time.
- 2.0.0
 - Initial version.

LPTMR

The current LPTMR driver version is 2.0.2.

- 2.0.2
 - Bug fix:
 - * Fixed MISRA-2012 issues.
 - Rule 10.1.
- 2.0.1
 - Driver update:
 - * Updated the LPTMR driver to support 32-bit CNR and CMR registers in some devices.

- 2.0.0
 - Initial version.

LPUART

The current LPUART driver version is 2.2.7.

- 2.2.7
 - Fixed issue for MISRA-2012 check.
 - * Fixed rule-12.1, rule-17.7, rule-14.4, rule-13.3, rule-14.4, rule-10.4, rule-10.8, rule-10.3, rule-10.7, rule-10.1, rule-11.6, rule-13.5, rule-11.3, rule-13.2, rule-8.3.
- 2.2.6
 - Fixed repeated reading status register issue while dealing with the IRQ routine.
- 2.2.5
 - Do not set or clear the TIE/RIE bits when using LPUART_EnableTxDMA() and LPUART_EnableRxDMA().
- 2.2.4
 - Added hardware flow control function support.
 - Added idle line detected feature in LPUART_TransferNonBlocking function. If an idle line was detected, a callback is triggered with status kStatus_LPUART_IdleLineDetected returned. This feature may be useful when the received Bytes is less than the expected receive data size. Before triggering the callback, data in the FIFO (if has FIFO) is read out, and all interrupts will not be disabled, except if the receive data size reaches 0.
 - Enabled the RX FIFO watermark function. With the idle line detected feature enabled, you can set the watermark value to whatever you want (should be less than the RX FIFO size). Data is received and a callback is triggered when data receive is end.
- 2.2.3
 - Changed parameter type in LPUART_RTOS_Init() struct rtos_lpuart_config -> lpuart_rtos_config_t.
 - Bug fix:
 - * Disabled LPUART receive interrupt instead of disabling all NVIC when read data from ring buffer. Because the ring buffer is used, receive nonblocking disables all NVIC interrupts to protect the ring buffer. This has a negative effect to other IPS which are using the interrupt.
- 2.2.2
 - Added software reset feature support.
 - Added software reset API to LPUART_Init().
- 2.2.1
 - Added separate RX/TX IRQ number support.
- 2.2.0
 - Added 7 data bits and MSB support.
- 2.1.1
 - Removed needless check of event flags and assert in LPUART_RTOS_Receive.
 - Always wait for RX event flag in LPUART_RTOS_Receive.

- 2.1.0
 - Update transactional APIs.

MU

The current MU driver version is 2.0.2.

- 2.0.2
 - Added support for MIMX8MQx.
- 2.0.1
 - Added support for MCIMX7Ux_M4.
- 2.0.0
 - Initial version.

MSMC

The current MSMC driver version is 2.1.0.

- 2.1.0
 - Added new APIs with FEATURE macros support: SMC_GetStopEntryStatus() SMC_ClearStopEntryStatus() SMC_SetForceBootOptionConfig() SMC_SRAMEnableLowPowerMode() SMC_SRAMEnableDeepSleepMode()
 - Updated APIs with FEATURE macros support: SMC_SetPowerModeStop() SMC_SetPowerModeVlpr() SMC_SetPowerModeLls() SMC_SetPowerModeVlls() SMC_ConfigureResetPinFilter()
- 2.0.0
 - Initial version.

PMC0

The current PMC0 driver version is 2.0.0.

- 2.0.0
 - Initial version.

PORT

The current PORT driver version is 2.1.0.

- 2.1.0
 - New feature:
 - * Updated the driver code to adapt the case of the interrupt configurations in GPIO module. Will move the pin configuration APIs to GPIO module.

- 2.0.2
 - Miscellaneous changes:
 - * Added feature guard macros in the driver.
- 2.0.1
 - Miscellaneous changes:
 - * Added "const" in function parameter.
 - * Updated some enumeration variables' names.

QSPI

The current QSPI driver version is 2.2.0.

- 2.2.0
 - New feature:
 - * Added new API QSPI_ClearCache to clear cache for new IP feature FSL_FEATURE_QSPI_SOCCR_HAS_CLR_LPCAC.
 - Bug fix:
 - * Fixed the QSPI_WriteBlocking API programming issue for low watermark, caused by previous improvement changing to use TX watermark signal to fill the TX FIFO. Revert change to previous implementation to use TX FIFO full flag for filling the FIFO, improve previous API by accessing TX data register directly.
 - * Fixed the issue that QSPI_SetIPCommandSize incorrectly triggers a transaction.
 - * Fixed clock divider accurate issue when use internal QSPI internal divider.
 - * fixed build fail issue for some devices not support API QSPI_SetDqsConfig for DQS configuration.
- 2.1.0
 - New feature:
 - * Added new API QSPI_SetDqsConfig for DQS configuration.
 - Improvements:
 - * Updated the QSPI_WriteBlocking API to fill the TX FIFO once there are bytes of TX watermark room in the FIFO. This improves the performance of filling TX FIFO when watermark is high.
- 2.0.2
 - New Macro function:
 - * Added QSPI_LUT_SEQ() function for users to set LUT table easily.
 - * Added LUT command macros for users to easy use.
 - Comment update:
 - * Added the comments for the limitation of QSPI_ReadBlocking and QSPI_Transfer-ReceiveBlocking.
- 2.0.1
 - New API:
 - * QSPI_SetReadArea to set the read area.
 - Bug fix:
 - * Fixed QSPI_UpdateLUT function only update first LUT issue.

- * Fixed issue that some function that hardcode QSPI0 as base.
- 2.0.0
 - Initial version.

SAI

The current SAI driver version is 2.2.1.

- 2.2.1
 - Improvements:
 - * Added mclk post divider support in function SAI_SetMasterClockDivider.
 - * Removed useless configuration code in SAI_RxSetSerialDataConfig.
 - Bug fix:
 - * Fixed the SAI SDMA driver build issue caused by the wrong structure member name used in the function SAI_TransferRxSetConfigSDMA/SAI_TransferTxSetConfigSDMA.
 - * Fixed BAD BIT SHIFT OPERATION issue caused by the FSL_FEATURE_SAI_CHANNEL_COUNTn.
 - * Apply ERR05144: not set FCONT = 1 when TMR > 0, otherwise the TX may not work.
- 2.2.0
 - Improvements:
 - * Add new APIs for parameters collection and user interfaces simplify: SAI_Init SAI_SetMasterClockConfig SAI_TxSetBitClockRate SAI_TxSetSerialDataConfig SAI_TxSetFrameSyncConfig SAI_TxSetFifoConfig SAI_TxSetBitclockConfig SAI_TxSetConfig SAI_TxSetTransferConfig SAI_RxSetBitClockRate SAI_RxSetSerialDataConfig SAI_RxSetFrameSyncConfig SAI_RxSetFifoConfig SAI_RxSetBitclockConfig SAI_RXSetConfig SAI_RxSetTransferConfig SAI_GetClassicI2SConfig SAI_GetLeftJustifiedConfig SAI_GetRightJustifiedConfig SAI_GetTDMConfig
- 2.1.9
 - Improvements:
 - * Improved SAI driver comment for clock polarity.
 - * Added enumeration for SAI for sample inputs on different edge.
 - * Changed FSL_FEATURE_SAI_CHANNEL_COUNT to FSL_FEATURE_SAI_CHANNEL_COUNTn(base) for the difference between the different SAI instance.
 - * Added new API: SAI_TxSetBitClockDirection SAI_RxSetBitClockDirection SAI_RxSetFrameSyncDirection SAI_TxSetFrameSyncDirection
- 2.1.8
 - Improvements:
 - * Added feature macro test for the sync mode2 and mode 3.
 - * Added feature macro test for masterClockHz in sai_transfer_format_t.
- 2.1.7
 - Improvements:

- * Added feature macro test for the mclkSource member in sai_config_t.
- * Changed "FSL_FEATURE_SAI5_SAI6_SHARE_IRQ" to "FSL_FEATURE_SAI_SAI5_SAI6_SHARE_IRQ".
- * Add #ifndef #endif check for SAI_XFER_QUEUE_SIZE to allow redefinition.
- Bug fix:
 - * Fixed build error caused by feature macro test for mclkSource.

-2.1.6

- Improvement:
 - Added feature macro test for mclkSourceClockHz check.
 - Added bit clock source name for general devices.
- Bug fix:
 - Fixed incorrect channel numbers setting while call RX/TX set format together.

-2.1.5

- Bug fix:
 - Corrected SAI3 driver IRQ handler name.
 - Added I2S4/5/6 IRQ handler.
 - Added base in handler structure to support different instances share one IRQ number.
- New features:
 - Updated SAI driver for MCR bit MICS.
 - Added 192 KHZ/384 KHZ in the sample rate enumeration.
 - Added multi FIFO interrupt/SDMA transfer support for TX/RX.
 - Added API to read/write multi FIFO data in a blocking method.
 - Added bclk bypass support when bclk is same with mclk.

2.1.4

- New feature:
 - Added API to enable/disable auto FIFO error recovery in platforms that support this feature.
 - Added API to set data packing feature in platform which support this feature.

2.1.3

- New feature:
 - Added feature to make I2S frame sync length configurable according to bitWidth.

2.1.2

- Bug fix:
 - Added 24-bit support for SAI eDMA transfer. All data shall be 32 bits for send/receive, as eDMA cannot directly handle 3 Byte transfer.

2.1.1

- Optimization:
 - Reduced code size while not using transactional API.

2.1.0

- API name change:

- SAI_GetSendRemainingBytes -> SAI_GetSentCount.
- SAI_GetReceiveRemainingBytes -> SAI_GetReceivedCount.
- All transactional API name add "Transfer" prefix.
- All transactional API use base and handle as input parameter.
- Unify the parameter names.
- Bug fix:
 - Fixed WLC bug while reading TCSR/RCSR registers.
 - Fixed MOE enable flow issue, move MOE enable after MICS settings in SAI_TxInit/SAI_Rx-Init.

2.0.0

- Initial version.

SEMA42

The current SEMA42 driver version is 2.0.0.

- 2.0.0
 - Initial version.

TPM

The current TPM driver version is 2.0.4.

- 2.0.4
 - Bug fixes:
 - * Fixed ERR050050 in functions TPM_SetupPwm/TPM_UpdatePwmDutycycle. When TPM is configured in EPWM mode as PS = 0, the compare event is missed on the first reload/overflow after writing 1 to the CnV register.
- 2.0.3
 - MISRA-2012 issue fixed.
 - * Fixed rule contain: rule-12.1, rule-17.7, rule-16.3, rule-14.4, rule-1.3, rule-10.4, rule-10.3, rule-10.7, rule-10.1, rule-10.6, rule-18.1.
- 2.0.2
 - Bug fixes:
 - * Fixed issues in functions TPM_SetupPwm/TPM_UpdateChnlEdgeLevelSelect /TPM_SetupInputCapture/TPM_SetupOutputCompare/TPM_SetupDualEdgeCapture, wait acknowledgement when channel disabled.
- 2.0.1
 - Bug fixes:
 - * Fixed TPM_UpdateChnlEdgeLevelSelect ACK wait issue.
 - * Fixed TPM_SetupDualEdgeCapture cannot set FILTER register issue.
 - * Fixed TPM_UpdateChnlEdgeLevelSelect ACK wait issue.
- 2.0.0

- Initial version.

TRGMUX

The current TRGMUX driver version is 2.0.0.

- 2.0.0
 - Initial version.

TSTMR

The current TSTMR driver version is 2.0.0.

- 2.0.0
 - Initial version.

WDOG32

The current WDOG32 driver version is 2.0.1.

- 2.0.1
 - Bug fixes:
 - * WDOG must be configured within its configuration time period
 - Added WDOG32_Init API to quick access section.
 - Defined register variable in WDOG32_Init API.
- 2.0.0
 - Initial version.

XRDC

The current XRDC driver version is 2.0.3.

- 2.0.3
 - Updates:
 - * Added necessary driver supports for K32H844P.
 - * Added new APIs concerning new features of Exclusive Access Lock and domain programmable access flags configurations.
- 2.0.2
 - Bug fixes:
 - * Fixed wrong assert of assignIndex input check in the xRDC driver.
 - Improvements:
 - * Added master input CPU/non-CPU check in XRDC_SetNonProcessorDomainAssignment and XRDC_SetProcessorDomainAssignment API.

- * Added necessary assert checks for several config inputs.
- 2.0.1
 - Improvements:
 - * Changed reserved bit fields in the structs into unnamed-identifier bit fields.
- 2.0.0
 - Initial version.

CLOCK

Current CLOCK driver version is 2.2.0

- 2.2.0
 - New feature
 - * Adding new API `CLOCK_DelayAtLeastUs()` implemented by DWT to allow users set delay in unit of microsecond.

Make all `XXX_CLOCKS` array length aligned with instance array length to avoid potential out-of-bound memory access in peripheral drivers.

- 2.1.1
 - Improvement:
 - * Change reserved bit fields in `_scg_sys_clk_config` struct into unnamed bit fields.
- 2.1.0
 - Other Changes:
 - * Merge `fsl_scg` and `fsl_osc` into `fsl_clock`.
- 2.0.0
 - Initial version.

IOMUXC

The current IOMUXC driver version is 2.0.0.

- 2.0.0
 - initial version.

LPI2C_CMSIS

Current LPI2C_CMSIS driver version is 2.0

- 2.0
 - Initial version.

LPSPI_CMSIS

Current LPSPI_CMSIS driver version is 2.1

- 2.1
 - Bug Fix:
 - * Fix the incorrect clock polarity assignment in the driver. For ARM_SPI_CPOL0_CPHA0 and other frame format parameters, CPOL = 0 means kSPI_ClockPolarityActiveHigh not kSPI_ClockPolarityActiveLow in driver.
 - New feature:
 - * Allow user to set up the default Transmit value by using ARM_SPI_SET_DEFAULT_TX_VALUE. Please note that set default value is not supported in slave interrupts, because the pin will stay tristated if TX buffer is NULL.
 - * Enable slave select mode in the new driver, but this has no effect when users set any of them because the driver can only support the hardware control function.
 - * Enable 3-Wire mode, users can use ARM_SPI_MODE_MASTER_SIMPLEX/ARM_SPI_MODE_SLAVE_SIMPLEX to enable this feature. For ARM_SPI_MODE_MASTER_SIMPLEX mode, select SOUT pin as the input/output pin, and for ARM_SPI_MODE_SLAVE_SIMPLEX, the SIN pin is selected as the input/output pin.
- 2.0
 - - Initial version.

LPUART_CMSIS

Current LPUART_CMSIS driver version is 2.0

- 2.0
 - Initial version.

2 Middleware Change Log

mbedTLS for MCUXpresso SDK

The current version of mbedTLS is based on mbedTLS 2.13.1 released 2018-09-06.

- 2.13.1_rev3
 - Bug fixes:
 - * Forced to align AES_CCM and AES_GCM self-test keys to fix unaligned key issue when using hardware acceleration.
- 2.13.1_rev2
 - Bug fixes:
 - * Disabled default hardware acceleration of SHA in parallel with AES.
- 2.13.1_rev1
 - Bug fixes:
 - * Fixed incorrect macro check when skipping AES-192 or AES-256.
- 2.13.1
 - New features:
 - * Ported mbedTLS 2.13.1 to SDK.
- 2.12.0_rev1
 - New features:
 - * Added support for NIST P-256 elliptic curve with CASPER driver.
- 2.12.0
 - New features:
 - * Ported mbedTLS 2.12.0 to SDK.
- 2.9.0_rev2
 - New features:
 - * Added support for Hashcrypt driver.
- 2.9.0_rev1
 - New features:
 - * Added support for CASPER driver.
- 2.9.0
 - New features:
 - * Ported mbedTLS 2.9.0 to SDK.
- 2.6.0_rev2
 - Bug fixes:
 - * ssl_cookie.c now uses SHA256 for COOKIE_MD (instead of original SHA224). Some hardware crypto acceleration (such as CAU3) does not support SHA224 but all support SHA256.
- 2.6.0_rev1
 - Bug fixes:
 - * ksdk_mbedtls.c bignum functions now read sign of input mbedtls_mpi at beginning of functions to properly support in place computations (when output bignum is the same as one of input bignums). Affected functions: mbedtls_mpi_mul_mpi(), mbedtls_mpi_mod-

- ### 2.2.1

- New features:
 - Ported mbedTLS 2.2.1 to KSDK 2.0.0.
 - Added support of MMCAU cryptographic acceleration module. Accelerated MD5, SHA, AES, and DES.
 - Added support of LTC cryptographic acceleration module. Accelerated AES, DES, and PKH-A.
 - Added new files:
 - .c - alternative implementation of cryptographic algorithm functions using LTC and MMCAU module drivers.
 - .h - configuration settings used by mbedTLS KSDK bare metal examples.
 - Added mbedTLS KSDK bare-metal examples:
 - * <board name> - KSDK mbedTLS benchmark application.
 - * <board name> - KSDK mbedTLS self-test application.
 - Added MBEDTLS_GCM_CRYPT_ALT configuration parameter enabling reloading of mbedtls_gcm_crypt_and_tag().
 - Added MBEDTLS_ECP_MUL_COMB_ALT to enable alternate implementation of ecp_mul_comb().
 - Added MBEDTLS_ECP_ADD_ALT configuration parameter enabling reloading of ecp_add().
 - Added MBEDTLS_DES_SETKEY_DEC_ALT configuration parameter enabling reloading of mbedtls_des_setkey_dec(), mbedtls_des3_set2key_dec() and mbedtls_des3_set3key_dec().
 - Added MBEDTLS_DES_SETKEY_ENC_ALT configuration parameter enabling reloading of mbedtls_des_setkey_enc(), mbedtls_des3_set2key_enc() and mbedtls_des3_set3key_enc().
 - Added MBEDTLS_DES_CRYPT_CBC_ALT configuration parameter enabling reloading of mbedtls_des_crypt_cbc().
 - Added MBEDTLS_DES3_CRYPT_CBC_ALT configuration parameter enabling reloading of mbedtls_des3_crypt_cbc().
 - Added MBEDTLS_AES_CRYPT_CBC_ALT configuration parameter enabling reloading of mbedtls_aes_crypt_cbc().
 - Added MBEDTLS_AES_CRYPT_CTR_ALT configuration parameter enabling reloading of mbedtls_aes_crypt_ctr().
 - Added MBEDTLS_CCM_CRYPT_ALT configuration parameter enabling reloading of mbedtls_ccm_encrypt_and_tag() and mbedtls_ccm_auth_decrypt().
 - Added MBEDTLS_MPI_ADD_ABS_ALT configuration parameter enabling reloading of mbedtls_mpi_add_abs().
 - Added MBEDTLS_MPI_SUB_ABS_ALT configuration parameter enabling reloading of mbedtls_mpi_sub_abs().
 - Added MBEDTLS_MPI_EXP_MOD_ALT configuration parameter enabling reloading of mbedtls_mpi_exp_mod().
 - Added MBEDTLS_MPI_MUL_MPI_ALT configuration parameter enabling reloading of mbedtls_mpi_mul_mpi().
 - Added MBEDTLS_MPI_MOD_MPI_ALT configuration parameter enabling reloading of mbedtls_mpi_mod_mpi().
 - Added MBEDTLS_MPI_GCD_ALT configuration parameter enabling reloading of mbedtls_mpi_gcd().

- Added MBEDTLS_MPI_INV_MOD_ALT configuration parameter enabling reloading of mbedtls_mpi_inv_mod().
- Added MBEDTLS_MPI_IS_PRIME_ALT configuration parameter enabling reloading of mbedtls_mpi_is_prime().
- Added encrypt/decrypt mode to mbedtls_des_context and mbedtls_des3_context structure.
- Added carriage return ” for mbedtls_printf() in self test functions.

Multicore SDK

The current version of Multicore SDK is 2.6.0.

- 2.6.0
 - Multicore SDK component versions:
 - * embedded Remote Procedure Call (eRPC) v1.7.2
 - * eRPC generator (erpcgen) v.1.7.2
 - * Multicore Manager (MCMgr) v4.0.3
 - * RPMsg-Lite v2.2.0
 - New features:
 - * eRPC: Improved support of const types.
 - * eRPC: Fixed Mac build.
 - * eRPC: Fixed serializing python list.
 - * eRPC: Documentation update.
 - * eRPC: Add missing doxygen comments for transports.
 - * RPMsg-Lite: Added configuration macro RL_DEBUG_CHECK_BUFFERS.
 - * RPMsg-Lite: Several MISRA violations fixed.
 - * RPMsg-Lite: Added environment layers for QNX and Zephyr.
 - * RPMsg-Lite: Allow environment context required for some environments (controlled by the RL_USE_ENVIRONMENT_CONTEXT configuration macro).
 - * RPMsg-Lite: Data types consolidation.
 - * MCMgr: Documentation updated to describe handshaking in a graphic form.
 - * MCMgr: Minor code adjustments based on static analysis tool findings.
- 2.5.0
 - Multicore SDK component versions:
 - * embedded Remote Procedure Call (eRPC) v1.7.1
 - * eRPC generator (erpcgen) v.1.7.1
 - * Multicore Manager (MCMgr) v4.0.2
 - * RPMsg-Lite v2.0.2
 - New features:
 - * RPMsg-Lite, MCMgr: Align porting layers to the updated MCUXpressoSDK feature files.
 - * eRPC: Fixed semaphore in static message buffer factory.
 - * erpcgen: Fixed MU received error flag.
 - * erpcgen: Fixed TCP transport.
- 2.4.0
 - Multicore SDK component versions:

- * embedded Remote Procedure Call (eRPC) v1.7.0
- * eRPC generator (erpcgen) v.1.7.0
- * Multicore Manager (MCMgr) v4.0.1
- * RMPMsg-Lite v2.0.1
- New features:
 - * eRPC: Improved code size of generated code.
 - * eRPC: Generating CRC value is optional.
 - * eRPC: Fixed CMSIS UART driver. Removed dependency on SDK.
 - * eRPC: List names are based on their types. Names are more deterministic.
 - * eRPC: Service objects are as a default created as global static objects.
 - * eRPC: Added missing doxygen comments.
 - * eRPC: Forbid users use reserved words.
 - * eRPC: Removed outByref for function parameters.
 - * eRPC: Added support for 64-bit numbers.
 - * eRPC: Added support of program language specific annotations.
 - * eRPC: Optimized code style of callback functions.
 - * RMPMsg-Lite: New API rmpmsg_queue_get_current_size().
 - * RMPMsg-Lite: Fixed bug in interrupt handling for lpc5411x, lpc5410x.
 - * RMPMsg-Lite: Code adjustments based on static analysis tool findings.
- 2.3.1
 - Multicore SDK component versions:
 - * embedded Remote Procedure Call (eRPC) v1.6.0
 - * eRPC generator (erpcgen) v.1.6.0
 - * Multicore Manager (MCMgr) v4.0.0
 - * RMPMsg-Lite v1.2.0
 - New features:
 - * eRPC: Improved code size of generated code.
 - * eRPC: Improved eRPC nested calls.
 - * eRPC: Improved eRPC list length variable serialization.
 - * eRPC: Added support for scalar types.
 - * MCMgr: Added new MCMGR_TriggerEventForce() API.
- 2.3.0
 - Multicore SDK component versions:
 - * embedded Remote Procedure Call (eRPC) v1.5.0
 - * eRPC generator (erpcgen) v.1.5.0
 - * Multicore Manager (MCMgr) v3.0.0
 - * RMPMsg-Lite v1.2.0
 - New features:
 - * eRPC: Added support for unions type non-wrapped by structure.
 - * eRPC: Added callbacks support.
 - * eRPC: Added support annotation for functions.
 - * eRPC: Added support

3 RTOS Change Log

FreeRTOS for MCUXpresso SDK.

The current version is Amazon-FreeRTOS 1.4.0 Original package is available at github.com/aws/amazon-freertos.

- 1.4.7_rev0
 - New features:
 - * Add optional allocation scheme heap_useNewlib.c by D. Nadler.
 - * Enable task aware debugging for cm33 platforms
 - * Move tickless implementation to application layer
 - Other changes:
 - * Fix other build warnings, errors
- 1.4.6_rev0
 - New features:
 - * Update support of CM33 port with Trustzone, MPU, FPU support
 - * Add support for AWS test for Cypress WiFi
 - * Use lwip netif api to avoid lwIP raw API calls outside of tcpip thread in aws_wifi.c
 - Other changes:
 - * Fix issues with mflash driver
 - * Fix other build warnings, errors
- 1.4.0_rev1
 - New features:
 - * Add implementation of vTaskEndScheduler for CM0 GCC port.
 - * Support for CM33, CM33F architectures based on CM3, CM4F ports
- 1.4.0_rev0
 - New features:
 - * Support for pkcs11 for several platforms, secure element host library under pkcs11/portable/nxp folder
 - * Lwip, wifi_qca support for secure_sockets in secure_sockets/portable/nxp folder
 - * Flash driver support for several platforms in third_party/mcu_vendor/nxp folder
 - * Generic support for aws_wifi under wifi/portable/nxp/common folder
 - Other changes:
 - * Fix several build warnings, errors

Updates applied to FreeRTOS kernel up to version 10.0.0 (up to Amazon - FreeRTOS merge). New kernel related changes will be described in section above as part of AWS package.

- 9.0.0_rev3
 - New features:
 - * Tickless idle mode support for Cortex-A7. Add fsl_tickless_epit.c and fsl_tickless_generic.h in portable/IAR/ARM_CA9 folder.
 - * Enabled float context saving in IAR for Cortex-A7. Added configUSE_TASK_FPU_SUPPORT macros. Modified port.c and portmacro.h in portable/IAR/ARM_CA9 folder.

- Other changes:
 - * Transformed ARM_CM core specific tickless low power support into generic form under freertos/Source/portable/low_power_tickless/.
- 9.0.0_rev2
 - New features:
 - * Enabled MCUXpresso thread aware debugging. Add freertos_tasks_c_additions.h and configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H and configFRTOS_MEMORY_SCHEME macros.
- 9.0.0_rev1
 - New features:
 - * Enabled -fno-plt optimization in GCC by adding **attribute((used))** for vTaskSwitchContext.
 - * Enabled KDS Task Aware Debugger. Apply FreeRTOS patch to enable configRECORD_STACK_HIGH_ADDRESS macro. Modified files are task.c and FreeRTOS.h.
- 9.0.0_rev0
 - New features:
 - * Example freertos_sem_static.
 - * Static allocation support RTOS driver wrappers.
 - Other changes:
 - * Tickless idle rework. Support for different timers is in separated files (fsl_tickless_systick.c, fsl_tickless_lptmr.c).
 - * Removed configuration option configSYSTICK_USE_LOW_POWER_TIMER. Low power timer is now selected by linking of appropriate file fsl_tickless_lptmr.c.
 - * Removed configOVERRIDE_DEFAULT_TICK_CONFIGURATION in RVDS port. Use of **attribute((weak))** is the preferred solution. Not same as _weak!
- 8.2.3
 - New features:
 - * Tickless idle mode support.
 - * Added template application for Kinetis Expert (KEx) tool (template_application).
 - Other changes:
 - * Folder structure reduction. Keep only Kinetis related parts.

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2019.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 06/2019

Document identifier: MCUXSDKIMX7ULPRN

