

VHDL Assignment 5 Report

Yutong Wang 260839723

Hongtao Xu 260773785

1. Briefly explain your VHDL code implementation of all circuits.

➤ For the JKFF

① JKFF

the characteristic table of JK-FF is:

We use a process block with IF-Then-Else statements.

J	k	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

↳ First IF statement:

IF Rising-edge (clk) then → output changes

else null; → If no rising edge, output remains the same

↳ Second IF statement inside first IF statement:

From the table above we know:

IF $J=0, k=0$ → $Q \leftarrow Q$

IF $J=0, k=1$ → $Q \leftarrow 0$

IF $J=1, k=0$ → $Q \leftarrow 1$

IF $J=1, k=1$ → $Q \leftarrow \text{Not}(Q)$

➤ For the counter

② 3 bits up counter

For a 3 bits up counter. =>

- First define a signal count_signal which is a integer range 0 to 7

- Then use a process block, including 3 IF statements.

Clock cycle	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0
9	0	0	1

① First if statement check

if reset = 0, when reset = 0, output = 0. Then elsif rising-edge (clk), so that output only count up when there is a rising edge of clock signal.

② Second if statement is inside first if statement, and it checks if enable = 1, so that output only changes when enable = 1.

③ Third if statement is inside second if statement, it checks if the current count reaches 7. When current count is 7, then output = 0, otherwise output = current count + 1

Last assign the value of signal count_signal to the output port count.

➤ For the clock divider

③ clock divider

Because 10Hz clock frequency means clock period is 0.1s, so if we want to assert an enable signal every 1 second, we need clock divider of $N=10$, which include a 4 bits $9 \rightarrow 0$ down counter.


First define a signal represent the output value of the down counter. Then implement the $9 \rightarrow 0$ down counter, which is similar to the up counter above, differences are when $reset = 0$, $count = 9$ and if current count = 0, then next count = 9.

At last, the output of the clock divider is the NOR of the output bits of down counter.

➤ For the 3-bit Up-Counter that Counts in Increments of 1 Second

④ Wrapper

As the circuit shown, this wrapper circuit is the combination of previous circuits.



First define the intermediate signals:

For clock divider { signal en_out → output of clock divider
down-counter → output of the down counter

For counter { signal count (2 downto 0) → output of the counter
signal four-bit-count (3 downto 0) ↓

used to change count to a 4 bits std_logic_vector.

Implementation of circuit:

① First implement the clock divider

Same steps as above


② Then take the output en_out of the clock divider as the enable input of the counter, and implement counter


③ Because output of counter is 3 bits, but input to 7-segment decoder is 4 bits, so we add a "0" in front of the output of counter. Then we can implement 7-segment decoder.

- For the JKFF





- For the counter







- For the clock divider




The above two diagrams show the time interval between two en_out=1 signal is 1 second.

➤ For the 3-bit Up-Counter that Counts in Increments of 1 Second



The above two EPwaves show that the counter increments every 1 second, and counts from 0 to 7 and wraps around to 0. The diagram below shows that when enable=0, reset=1, the output stops changing and when enable=1, reset=0, the counter reset to 0.



3. Perform timing analysis of the 3-bit up counter and find the critical path(s) of the circuit. What is the delay of the critical path(s)?

➤ Timing analysis screenshot

```
# Info: -- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information
# Info: -- Device: Xilinx - ARTIX-7 : 7A100TCSG324 : 1
# Info: -- CTE report timing..
# Info: CTE Path Report
# Info: Critical path #1, (path slack = 18.496):, Logic Levels = 1
# Info: SOURCE CLOCK: name: clk period: 20.000000
# Info: Times are relative to the 1st rising edge
# Info: DEST CLOCK: name: clk period: 20.000000
# Info: Times are relative to the 2nd rising edge
# Info: NAME GATE DELAY ARRIVAL DIR FANOUT LEVEL
# Info: reg_down_counter(0)/C FDPE 0.000 up
# Info: reg_down_counter(0)/Q FDPE 0.456 0.456 up
# Info: down_counter_value(0) (net) 0.378 5 0
# Info: ix3i013z1315/I3 LUT4 0.834 up
# Info: ix3i013z1315/O LUT4 0.124 0.958 dn
# Info: nx3i013z1 (net) 0.341 3 1
# Info: modgen_counter_four_bits_count_reg_q(0)/CE FDCE 1.299 dn
# Info: Initial edge separation: 20.000
# Info: Source clock delay: - 1.435
# Info: Dest clock delay: + 1.435
# Info: -----
# Info: Edge separation: 20.000
# Info: Setup constraint: - 0.205
# Info: -----
# Info: Data required time: 19.795
# Info: Data arrival time: - 1.299 ( 44.65% cell delay, 55.35% net delay )
# Info: -----
# Info: Slack: 18.496
# Info: End CTE Analysis ..... CPU Time Used: 0 sec.
# Info: //
```

- The critical path is from reg_down_counter(0)/C to modgen_counter_four_bits_count_reg_q(0)/CE
- Critical path slack =18.496, so delay = 20 -18.496 = 1.504

4. Report the number of pins and logic modules used to fit your 4-bit comparator design on the FPGA board

	3-bit up counter
Logic Utilization (in LUTs)	Used: 16 Avail: 63400
Total pins	Used: 10 Avail: 210