
Pipeline design

Mehran Rezaei

How Can We Improve the Performance?


- $\text{Exec Time} = \text{IC} * \text{CPI} * \text{CCT}$

Optimization	IC	CPI	CCT
Source Level	*		
Compiler	*	*	
ISA	*	*	
Organization		*	*
Technology			*


With Pipelining
We want to get
5 times faster
Clock rate

- Single Cycle machine: CPI is one


Analogy




order



pay



pickup




Pipelining



add

sub

lw



icroprocessor






fetch

decode

ALU

mem

writeback



lw

or

add


sw


and


add

Pipeline design

- Break the execution of the instruction into cycles.
- Design a separate datapath **stage** for the execution performed during each cycle.
 - Build **pipeline registers** to communicate between the stages.








Instruction Fetch


- Design a datapath that can fetch an instruction from memory every cycle.
 - Use PC to index memory to read instruction
 - Increment the PC (assume no branches for now)
- Write everything needed to complete execution to the **pipeline register (IF/ID)**
 - The next **stage** will read this pipeline register.
 - Note that pipeline register must be edge triggered

IF




IF/ID
Registers

ID



EXE





ID/EXE
Registers

EXE/MEM
Registers

WB

MEM/WB
Registers








Example


- Run the following code on our pipeline machine


```
add    $4, $0, $3
lw     $1, 20($2)
sub    $5, $6, $6
sw     $7, 8($8)
add    $9, $4, $3
```











Recall: Single cycle control!





Data Stationary Control


- The Main Control generates the control signals during Reg/Dec
 - Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
 - Control signals for Mem (MemWr Branch) are used 2 cycles later
 - Control signals for Wr (MemtoReg MemWr) are used 3 cycles later




Datapath + Data Stationary Control










Pipeline timing diagram

```
add $4,$0,$3
lw $1,20($2)
sub $5,$6,$6
sw $7,8($8)
add $9,$4,$3
```

IF	ID	EXE	MEM	WB				
	IF	ID	EXE	MEM	WB			
		IF	ID	EXE	MEM	WB		
			IF	ID	EXE	MEM	WB	
				IF	ID	EXE	MEM	WB

Data Hazards


- What are they?
- How do you detect them?
- How do you deal with them?



Pipeline cycles for add

- **IF** - Fetch: read instruction from memory
- **ID** - Decode: read source operands from reg
- **EXE** - Execute: calculate sum
- **MEM** - Memory: pass results to next stage
- **WB** - Writeback: write sum (ALUres) into register file

Data Hazard




Register one is written

add	\$1, \$2, \$3	IF	ID	EXE	MEM	WB		
sub	\$4, \$5, \$1		IF	ID	EXE	MEM	WB	


Register one is read

If we are not careful, we will read the wrong value!

If sub is supposed to read updated value (not stale), how many instructions should be in between add and sub?



Data Hazard



Class work

What are the data hazards in this piece of code?

```
add    $1, $2, $3
sub     $2, $1, $3
xor     $4, $3, $5
nor     $5, $2, $4
add     $5, $3, $5
```

What to do with them?

- Avoid
 - Make sure there are no hazards in the code
- Detect and Stall
 - If hazards exist, stall the processor until they go away.
- Detect and Forward
 - If hazards exist, fix up the pipeline to get the correct value (if possible)

First Approach: avoid all hazards

- Assume the programmer (or the compiler) knows about the processor implementation.
 - Make sure no hazards exist.
 - Consider if I have an instruction called *noop*. Put noops between any dependent instructions.


add	\$1, \$2, \$3	IF	ID	EXE	MEM	WB					
noop											
noop											
sub	\$4, \$5, \$1						IF	ID	EXE	MEM	WB


What is the problem with this solution?


- Old programs (legacy code) may not run correctly on new implementations
 - Longer pipelines need more noops
- Programs get larger as noops are included
 - Especially a problem for machines that try to execute more than one instruction every cycle
 - Intel EPIC: Often 25% - 40% of instructions are noops
- Program execution is slower
 - CPI is 1, but some instructions are noops

The second solution


- Detect:
 - Compare regA with previous DestRegs
 - 5 bit operand fields
 - Compare regB with previous DestRegs
 - 5 bit operand fields
- Stall:
 - Keep current instructions in fetch and decode
 - Pass a noop to execute









Data Hazard




Second half of cycle 1





First half of cycle 2



Second half of cycle 2










What Next?

- Detect:
 - Compare regA with previous DestRegs
 - 5 bit operand fields
 - Compare regB with previous DestRegs
 - 5 bit operand fields
- Stall:
 - Keep current instructions in fetch and decode
 - Pass a noop to execute




First half of cycle 4






first half of cycle 5



add \$1, \$2, \$3



Timing graph

Time:	1	2	3	4	5	6	7	8	9	10	11	12	13
add \$1,\$2,\$3	IF	ID	EX	ME	WB								
Sub \$4,\$1,\$5		IF	no op	no op	ID	EX	ME	WB					
add \$6,\$1,\$7					IF	ID	EX	ME	WB				
lw \$6,10(\$8)						IF	ID	EX	ME	WB			
sw \$6,13(\$1)							IF	no op	no op	ID	EX	ME	

Problems with the second solution

- Still CPI is the same as before, no improvement in performance
- The only improvement is in the code size, and no longer compiler is responsible to detect the data hazards
- In fact, now the system runs slower
 - Why?

The third solution

- Detect the data hazard
- Add instruction calculated the result in the execution cycle
- Forward the result to the decode stage of the sub instruction
- Therefore
 - sub does not need to wait until the result is written back into register file
 - And more control is needed; place the result somewhere else rather than register file


The third solution


- Detect: same as detect and stall
 - Except that all 4 hazards are treated differently
 - i.e., you can't logical-OR the 4 hazard signals
- Forward:
 - New **bypass datapaths** route computed data to where it is needed
 - New MUX and control to pick the right data
- **Beware:** Stalling may still be required even in the presence of forwarding


First half of cycle 3

sub \$4, \$1, \$5

add \$1, \$2, \$3







add \$1, \$2, \$3


sub \$4, \$1, \$5

add \$6, \$1, \$7

First half of cycle 5

lw \$6, 10(\$8)

sw \$6, 13(\$1)




What else can go wrong in our pipelined CPU?

- Control hazards
- **Exceptions:** First of all, what are exceptions?
And, how do you handle exceptions in a
pipelined processor with 5 instructions in flight?

Control Hazard

- What is a control hazard?
- How does the pipelined CPU handle control hazards?



What happens in executing BEQ?

- Fetch: read instruction from memory
- Decode: read source operands from reg
- Execute: calculate target address and test for equality
- Memory: Send target to PC if test is equal
- Writeback: Nothing left to do

Example

```
y=y*2;
x=0;
for (j=100;j>0;j--){
    x++;
    z--;
}
y--;
x=x*3;
z=z+x;
```

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 addi   $2,$2,1
116 addi   $4,$4,-1
120 addi   $5,$5,-1
124 bne    $5,$0,112
128 addi   $3,$3,-1
132 add    $5,$2,$0
136 add    $2,$2,$2
140 add    $2,$2,$5
144 add    $4,$4,$2
```

What do you observe from the example?

- How many times the branch is taken?
- How many times is not taken?
- What happens each time that the branch instruction is executed?
- What happens next?

Surprise!

112 addi \$2,\$2,1

. . .

124 bne \$5,\$0,-4

128 addi \$3,\$3,-1

132 add \$5,\$2,\$0

136 add \$2,\$2,\$2

124	IF	ID	EXE	MEM	WB				
128		IF	ID	EXE	MEM	WB			
132			IF	ID	EXE	MEM	WB		
136				IF	ID	EXE	MEM	WB	
112					IF	ID	EXE	MEM	WB

Solutions

- Avoid
 - Make sure there are no hazards in the code
- Detect and Stall
 - Delay fetch until branch resolved.
- Speculate and Squash-if-Wrong
 - Go ahead and fetch more instruction in case it is correct, but stop them if they shouldn't have been executed

Avoid

- Don't have branch instructions!
 - Maybe a little impractical 😊

- Delay taking branch:

dbeq R1,R2,offset

dbne R1,R2,offset

Instructions at PC+4, PC+8, etc will execute before deciding whether to fetch from PC+4+offset. (If no useful instructions can be placed after dbeq, noops must be inserted.)

Consider our example again

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 addi   $2,$2,1
116 addi   $4,$4,-1
120 addi   $5,$5,-1
124 bne    $5,$0,-4
128 addi   $3,$3,-1
132 add    $5,$2,$0
136 add    $2,$2,$2
140 add    $2,$2,$5
144 add    $4,$4,$2
```

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 addi   $2,$2,1
116 addi   $4,$4,-1
120 addi   $5,$5,-1
124 bne    $5,$0,-4
128 noop
132 noop
136 noop
140 addi   $3,$3,-1
144 add    $5,$2,$0
148 add    $2,$2,$2
152 add    $2,$2,$5
156 add    $4,$4,$2
```

Can we do better?

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 addi   $5,$5,-1
116 dbne   $5,$0,-2
120 addi   $4,$4,-1
124 addi   $2,$2,1
128 noop
132 addi   $3,$3,-1
136 add    $5,$2,$0
140 add    $2,$2,$2
144 add    $2,$2,$5
148 add    $4,$4,$2
```

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 dbne   $5,$0,-1
116 addi   $5,$5,-1
120 addi   $4,$4,-1
124 addi   $2,$2,1
128 addi   $3,$3,-1
132 add    $5,$2,$0
136 add    $2,$2,$2
140 add    $2,$2,$5
144 add    $4,$4,$2
```

This code generates wrong results.

Problems with this solution


- Old programs (legacy code) may not run correctly on new implementations
 - Longer pipelines need more instructions/noops after delayed beq
- Programs get larger as noops are included
 - Especially a problem for machines that try to execute more than one instruction every cycle
 - Intel EPIC: Often 25% - 40% of instructions are noops
- Program execution is slower
 - CPI equals 1, but some instructions are noops


Detect and Stall (hardware approach)


- Detection:
 - Must wait until decode
 - Compare opcode to beq
 - Alternately, this is just another control signal
- Stall:
 - Keep current instructions in fetch
 - Pass noop to decode stage (not execute!)


Our example again

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 addi   $2,$2,1
116 addi   $4,$4,-1
120 addi   $5,$5,-1
124 bne    $5,$0,-4
128 addi   $3,$3,-1
132 add    $5,$2,$0
136 add    $2,$2,$2
140 add    $2,$2,$5
144 add    $4,$4,$2
```









What seems to be the problem?

- CPI increases every time a branch is detected!
- Is that necessary? Not always!
 - Only about $\frac{1}{2}$ of the time is the branch taken
 - Let's assume that it is NOT taken...
 - In this case, we can ignore the beq or bne (treat them like a noop)
 - Keep fetching PC + 4
 - What if we are wrong?
 - OK, as long as we do not COMPLETE any instructions we mistakenly executed (i.e. don't perform writeback)


Speculate and Squash

- Speculate: assume not equal
 - Keep fetching from PC+4 until we know that the branch is really taken
- Squash: stop bad instructions if taken
 - Send a noop to:
 - Decode, Execute and Memory
 - Send target address to PC

Our example again

```
100 add    $3,$3,$3
104 add    $2,$0,$0
108 li     $5,100
112 addi   $2,$2,1
116 addi   $4,$4,-1
120 addi   $5,$5,-1
124 bne    $5,$0,-4
128 addi   $3,$3,-1
132 add    $5,$2,$0
136 add    $2,$2,$2
140 add    $2,$2,$5
144 add    $4,$4,$2
```





```


124 bne $5, $0, -4
128 addi $3, $3, -1
132 add $5, $2, $0
136 add $2, $2, $2


```


Performance problem, again

- CPI increases every time a branch is taken!
 - About $\frac{1}{2}$ of the time
- Is that necessary?

No!, but how can you fetch from the target before you even know the previous instruction is a branch - much less whether it is taken???





Branch Prediction

- Predict not taken: ~50% accurate
- Predict backward taken: ~65% accurate
- Predict same as last time: ~80% accurate
- Pentium: ~85% accurate
- Pentium Pro: ~92% accurate
- Best paper designs: ~96% accurate